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ABSTRACT 
The goal of the investigation described here is to determine the 
feasibility of using magnetic circuits in a section of a computer 
requiring very high reliability. The circuits provide the gating and 
voting functions required to switch signals from redundant subsystems 
to a central information bus. 
Shift registers using multiaperture magnetic cores are used as a 
means of selecting subsystems. The minor apertures are used as trans- 
formers which will pass signals when the core is set and will block them 
when cleared. The position of the ONE in the register determines the 
selection of a particular subsystem by unblocking the aperture that is 
coupled to the selected subsystem output. The position of the ONE in 
the register is shifted once along the register to select the next 
subsystem each time the one in use fails. 
Voting circuits required in this application use a technique where 
the three signals on which a vote is to be taken are each coupled to an 
associated core. These three cores are coupled to each other with a 
series winding which also links a fourth core. This additional core 
cancels the mmf induced in the common winding by any single core The 
e f fec t  of m e r e  t h z n  one core s w i t . c h i n g  at a time will be too large to 
be nullified by the cancelling core and will produce an output. The 
voting is thus accomplished since two or  more cores switching represent 
a majority of the outputs. If only one switches, it is a minority and 
its effect is nullified by the cancelling core. 
The drivers for the magnetic circuits are redundant semiconductor 
circuits. 
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I INTRODUCTION 
This report describes an investigation of the feasibility of using 
magnetic circuits in a switching application that requires high relia- 
bility. The application is a switch for connecting the central informa- 
tion bus of a computer to its memory and arithmetic unit subsystems. 
These subsystems are redundant and the switch connects the central 
information bus to the succeeding operable subsystem when one or more 
of those in use fail. 
The main purpose of the report is to describe a number of magnetic 
circuit approaches to the problem and to evaluate them relative to each 
other on the basis of reliability, performance, power dissipation, and 
cost . 
Estimates are given of the number of integrated semiconductor 
modules required for an integrated semiconductor version of the switch, 
and a comparison is made with the number of semiconductors required 
f o r  the drivers of the magnetic switches. 
1 
I I CONNECTION SWITCH FUNCTION 
There are three identical connection switches in the computer 
system being considered here. One is for the arithmetic units and two 
are for the memories. The discussion here will refer to the arithmetic 
unit switch, with the understanding that there are two more identical 
switches for the memories. 
The connection switch is made up of two independent switches called 
the Collector and Distributor. The Collector gates information from 
one of the three arithmetic units at a time to the Hard Control. The 
Distributor distributes the information from the Hard Control to all 
of the Arithmetic Units at once. 
A. Collector 
A simplified block diagram of the Collector is shown in Fig. 1. 
A switching signal from the Hard Control causes the Collector to switch 
to the next Arithmetic Unit. 
The switch is initially reset to  connect Arithmetic Unit 1 to the 
Hard Control. 
at which time the Hard Control puts out a switching signal to the 
Collector to change to the next Arithmetic Unit, which in this case is 
Unit 2 .  me:: Unit 2 fails, U ~ i t  3 is connected in the same way. 
This position is held until Arithmetic Unit 1 fails, 
Each Arithmetic Unit has six inputs and six outputs. The Hard 
Control has six inputs and six outputs, each of which is triply re- 
dundant. Tie Hard Control  also has swi t ch i f ig  outp'c;ts t h a t  zre t r i p l y  
redundant. With the Cyclic type of Collector it has one switching 
output, and with the Selector type of Collector it has three. These 
two types of Collectors will be explained later. A somewhat more com- 
plete block diagram of the Collector with labels on the inputs and 
outputs of the Arithmetic Units and Hard Control is shown in Fig. 2 .  
Only two of the six lines from each Arithmetic Unit to the Collector 
are shown to prevent the drawing from being too cluttered. The outputs 
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No. 2 
No. 3 / 
SWITCHING SIGNAL 
SWITCHING COMPLETED 
I 
COLLECTOR 
HARD CONTROL 
I 
FIG. 1 SIMPLIFIED BLOCK DIAGRAM OF THE COLLECTOR 
of t h e  Ar i thmet ic  Un i t s  are l a b e l e d  A 1 0 - 1  th rough A 1 0 - 6 .  The A 1  i n d i -  
c a t e s  Ar i thmet ic  Uni t  Number 1, t h e  0 i n d i c a t e s  "ou tpu t , "  and t h e  d i g i t  
a f t e r  t h e  hyphen i n d i c a t e s  t h e  number of t h e  o u t p u t .  The i n p u t  l a b e l s  
a r e  t h e  same except  t h a t  t h e  0 i s  r e p l a c e d  by a n  I .  
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ARITHMETIC I I HARD CONTROL 
H S O -  I A  
B 
C 
HSI  - I A  
B 
C 
H I  - I A  
B 
C 
HI - - 2 A  
B 
C 
H I  - 3 A  
El 
C 
T I - 5 6 1 9 .  
F I G . 2  DETAILED BLOCK DIAGRAM OF THE COLLECTOR 
The o u t p u t s  of t h e  Hard Cont ro l ,  which i s  t h e  name g iven  t o  t h e  
c e n t r a l  i n fo rma t ion  bus, are l abe led  HO-1A through HO-6C. The HO in-  
d i c a t e d  "Hard Con t ro l  Outputs . "  The number a f t e r  t h e  hyphen i n d i c a t e s  
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the number of the output and the letters A, B, and C relate to three 
redundant channels of each output. 
Again the inputs are indicated with an I instead of an 0. 
The switching inputs and outputs have an SI or an SO following 
the H. 
B. Distributor 
A simplified block diagram of the Distributor is shown in Fig. 3. 
The function of the Distributor is to take a vote from the redundant 
output trio and transmit the result to all three Arithmetic Units.. It 
is assumed that power will be applied to only one Arithmetic Unit at 
a time, but even if it is applied to all of them, the signals entering 
the spare units will not cause any problems since the Collector prevents 
them from transmitting any information out. 
The more detailed block diagram of Fig. 4 .  shows all of the termi- 
nals but leaves out some of the interconnecting lines to prevent the 
drawing from being too cluttered. An alternative arrangement with the 
voters after the fanout gives higher reliability at the cost of three 
times the number of voters. This arrangement will be described in more 
detail in a later section where the specific circuits are explained. 
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FIG. 4 DETAILED BLOCK DIAGRAM OF THE DISTRIBUTOR 
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I11 CYCLIC COLLECTOR 
A .  Introduction 
The Collector designs described in this section are based on the 
premise that magnetic core-wire circuits are uniquely ul rareliable, in 
the sense that redundancy is not needed in order for re1 ability to be 
comparable to that of surrounding redundant circuits. Based on this 
premise, only core-wire portions of the switch are allowed to be non- 
redundant. Since the core-wire circuits require position-changing 
drivers including components other than cores and wire, these drivers 
must be redundant. 
It would be most desirable for these drivers to have redundant 
replicas that could be switched in and out by the switch itself. This 
has not been shown to be impossible, but no complete ideas for ac- 
complishing this feature are presently available. The present designs 
are based on triple redundancy with voting. 
Given the triply redundant drivers, there are two main alternatives 
for organizing the switch. First, the switch proper may also be triply 
redundant, with each replica feeding one of three inputs to the Hard 
Control, so that no voting is required within the Collector Switch. 
Second, the switch may be nonredundant, requiring a voting interface 
between drivers and core-wire switch, and fanout circuitry from switch 
to Hard Control, In considering the second case, we have found ways 
to accomplish the voting and fanout functions with core-wire circuits, 
and hence these interface circuits theacelves need ~ o t  be redr?ndint. 
The cyclic nature of the Collector implies a shift register. There 
are many known schemes for core-wire registers, but in terms of drive 
and temperature tolerances and ease of design, none are superior to the 
scheme known as MAD-R. Transfer speed is very low (order of 1/2 msec 
when design is for maximum tolerances), but this is apparently well 
within any time requirement for changing switch position. 
9 
The MAD-R scheme employs multiaperture cores, and extra minor 
apertures in the shift-register cores are used for switch elements. 
The basic switching techniques described here make use of one bit- 
length of register for each switch position. Storage of a 1" cor- 
responds to a closed switch position, and hence the register always 
stores only a single 1 since only one position is closed at once. 
I 1  
11 11 
The approach used below in describing the triplet (redundant) and 
singlet (nonredundant) switches is to treat straightforward realiza- 
tions based on presently available components. In describing the two 
main alternatives, we treat the overall redundant switch first, then 
the nonredundant one, and then the shift-register circuit used three 
times in the former and once in the latter. Next the details of in- 
formation wiring for the two switches are considered, and finally the 
voting circuit required f o r  the latter is described. Schematics are 
shown f o r  straightforward realizations based on present components and 
known design techniques. Some possibilities f o r  greater economy of 
components and power are described in terms of variations from the 
circuits illustrated. 
After description of the circuitry, tabulations of estimated drive 
requirements, performance, dimensions, and component counts are provided. 
Finally, estimates are made of some of the improvements potentially 
obtainable by design of cores specifically for this application. 
B. Redundant Switch 
The redundant switch, along with the associated peripheral equip- 
ment, is shown schematically in Fig. 5 .  Although this switch uses 
more components than the nonredundant one, it is the more straight- 
forward of the two and hence is treated first. 
Each of the three registers shown is a three-bit MAD-R register, 
with end-around loop for circulating the binary pattern that controls 
switch position. This pattern consists of a single "1" followed by two 
set into corresponding bits of each register by the Preset Driver. 1'0 1 s'l 
The independent register drivers (RD) each consist of two Advance 
10 
DRIVER 
I -  I 3 
A30- I 3 -I J 
F 
1 
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is1 - IA 
B 
C 
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C 
4 I -2A 
B 
C 
HARD 
CONTROL 
+!-6C 
TB-5669-5  
FIG. 5 BLOCK DIAGRAM OF REDUNDANT COLLECTOR 
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Drivers and one Prime Driver for supplying the necessary sequence of 
four drive pulses: ADV E, Prime, ADV 0, Prime. This drive sequence 
is triggered simultaneously for all three columns by the three lines 
from Hard Control (provided no failures have occurred in Hard Control 
or  the Switch). At the end of the sequence, signals are fed back on 
three lines, as indicated, to signal "End-of-Shift" to Hard Control. 
The signals (six assumed) from the active arithmetic unit (AU) 
must be connected through the corresponding portions of all three 
registers, as indicated in full for AU in Fig. 5 .  These signals 
must be amplified by Information Drivers (ID) in order to drive minor 
apertures of multiaperture cores in the registers. The outputs of 
corresponding "terminals" for all three positions of a register are 
combined in an OR circuit to feed an input to the Hard Control. Three 
such connections feed a triplet of inputs, as illustrated in Fig. 5 .  
1' 
Voting is assumed to take place only in the Hard Control. Thus, 
failure in any one switch column--whether in the trigger from Hard 
Control, the Register Driver, o r  the Register itself--will result in 
single errors to Hard-Control input triplets. These errors can be 
voted out, but failure in two columns would of course amount to complete 
breakdown of the switch. 
C. Nonredundant Switch 
The nonredundant switch is illustrated in Fig. 6. In comparison 
to the previous switch described, three registers have been replaced 
by one, but two additional components--the Register Voter and a set of 
Fanout circuits--are required. 
Even single failures, not only in the Register but also in the 
Register Voter, cannot now be tolerated, but these circuits can be 
entirely core-wire in nature, as will be illustrated below. In principle, 
some types of single failures could be tolerated in the fanout circuits, 
but a 'rShortr' could affect the other Hard Control inputs in the same 
triplet. Hence this circuit should also be core-wire or else use 
redundant components. 
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PRESET 
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UNIT No. I 
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II 
FANOUT r 
4RD CONTROL 
H S O - I A  
IB 
I C  
H S I - I A  
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FIG. 6 BLOCK DIAGRAM OF NONREDUNDANT COLLECTOR 
The o n l y  appa ren t  advantage of t h e  nonredundant swi t ch  is t h e  use  
of o n e - t h i r d  t h e  number of s h i f t - r e g i s t e r  b i t s ,  b u t  t h i s  is  p a r t l y  
ba l anced  by t h e  e x t r a  components r equ i r ed  f o r  v o t i n g  and f a n o u t .  I t  
might  appear  t h a t  r e g i s t e r  d r i v e r s  could  be lower-powered ( t h r e e  u n i t s  
d r i v i n g  o n l y  one r e g i s t e r ) ,  b u t  the o p p o s i t e  i s  t r u e .  As w i l l  be 
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shown l a t e r ,  t h e  Voter  o p e r a t e s  by c a n c e l l i n g  t h e  e f f e c t  of one of 
each t h r e e  d r i v e r s  du r ing  any one p u l s e  p e r i o d .  Thus i f  on ly  t w o  o p e r a t e ,  
any one d r i v e r  must c a r r y  t h e  load  of d r i v i n g  t h e  r e g i s t e r .  F u r t h e r ,  
because of losses i n  t h e  Voter, each d r i v e r  must be somewhat h igher -  
powered than  those  t h a t  are d r i v i n g  r e g i s t e r s  d i r e c t l y  a s  i n  t h e  c a s e  
of the redundant  swi t ch .  
The o t h e r  main d i sadvan tage  f o r  t h e  p r e s e n t  swi t ch  i s  t h a t  t h e  
Voter  c i r c u i t ,  though a l r e a d y  s u b s t a n t i a l l y  t e s t e d  i n  t h e  l a b o r a t o r y  
f o r  t h i s  p r o j e c t ,  needs more c a r e f u l ,  d e t a i l e d  d e s i g n ;  and t h i s  p rocess  
i n t e r a c t s  wi th  d e s i g n  of t h e  r e g i s t e r .  
T h e r e  should  not  be a s i g n i f i c a n t  d i f f e r e n c e  i n  requi rements  on t h e  
Information Dr ive r s ,  s i n c e  t h e  reduced requi rement  of d r i v i n g  minor 
a p e r t u r e s  i n  one r e g i s t e r  on ly  w i l l  be about  ba lanced  by t h e  i n c r e a s e d  
requirement  of i n d i r e c t l y  d r i v i n g  f anou t  c i r c u i t s .  
D .  R e g i s t e r  C i r c u i t  
A schemat ic  of t h e  R e g i s t e r  c i r c u i t  i s  shown i n  F i g .  7. This  
schematic  can be viewed a s  p r a c t i c a l l y  a n  assembly drawing a l s o ,  excep t  
t h a t  t h e  co res  a r e  g e n e r a l l y  mounted on edge t o  f a c i l i t a t e  t h e  " s t r a i g h t -  
through" wiring impl ied  by t h e  drawing.  Although having  more minor 
a p e r t u r e s  than  needed f o r  t h i s  a p p l i c a t i o n ,  t h e  core type  i l l u s t r a t e d  
i s  not  on ly  a good genera l -purpose  type ,  bu t  t h e  b e s t  a v a i l a b l e  f o r  t h e  
s w i t c h  a t  t h i s  t i m e .  
The r e g i s t e r  shown h e r e  may be viewed as e i t h e r  t h e  f i r s t  of t h r e e  
f o r  the redundant  swi t ch  or a s  t h e  s i n g l e  one f o r  t h e  nonredundant 
s w i t c h .  However, i n  t h e  l a t t e r  c a s e  ( a s  w i l l  be  seen  l a t e r ,  i n  F i g .  101, 
t h e  Advance Common l i n e  a c t u a l l y  l i n k s  through t h e  Prime p o r t i o n  of t h e  
Voter  before  d i v i d i n g  t o  r e t u r n  t o  t h e  two Advance p o r t i o n s .  
The r e g i s t e r  c o r e s  a r e  d i v i d e d  i n t o  an  Odd (0) set  and an  Even (E)  
set ,  each d r i v e n  by an Advance D r i v e r  and i n  common by a Prime D r i v e r .  
The pu l ses  occur  i n  t h e  sequence Advance 0 ( t r a n s f e r r i n g  from 0 t o  E 
c o r e s ) ,  Prime (pr iming  E c o r e s ) ,  Advance E ( t r a n s f e r r i n g  from E t o  
subsequent 0 c o r e s ) ,  Prime (pr iming 0 c o r e s ) .  Both Prime p u l s e s  a r e  
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FIG. 7 SCHEMATIC OF REGISTER 
a p p l i e d  i d e n t i c a l l y ,  bu t  t h e  f i r s t  one does not  a f f e c t  t h e  0 c o r e s  (due 
t o  t h e i r  be ing  i n  t h e  Clear o r  Blocked s t a t e ) ,  and t h e  second one does 
n o t  a f f e c t  t h e  E c o r e s .  
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The P r e s e t  d r i v e  l i n e  is shown l i n k i n g  t h e  0 c o r e s  i n  such a way 
and 01, and clear t h e  o t h e r  t w o  s t a g e s ,  0 a s  t o  set t h e  f i r s t  s t a g e ,  
0 3 .  
r e g i s t e r s  i n  t h e  same way.) The e f f e c t  of t h i s  P r e s e t  i s  t o  c l o s e  t h e  
f i r s t  swi t ch  p o s i t i o n  and a s s u r e  t h a t  t h e  o t h e r  two are open. A f t e r  
one d r i v e  sequence (Adv 0, Prime, Adv E, Pr ime) ,  on ly  t h e  O2 s t a g e  W i l l  
be s e t ,  and hence t h e  swi tch  w i l l  have been advanced one p o s i t i o n .  
2 
(For  t h e  redundant  swi tch ,  t h i s  same l i n e  would l i n k  t h e  o t h e r  two 
In  t h i s  scheme, t h e  E s t a g e s  s e r v e  on ly  a s  i n t e r m e d i a t e  t r a n f e r  
p o s i t i o n s  and are no t  coupled by any in fo rma t ion  l i n e s .  Each informa- 
t i o n  channel  (not  shown i n  F i g .  7) must be coupled v i a  a minor a p e r t u r e  
of an 0 c o r e .  Assuming s i x  channels  a s  w e  do  he re ,  and assuming only  
one channel pe r  core ,  each 0 s t a g e  must c o n s i s t  of s i x  s t a c k e d  c o r e s  
11, 012, 013, 014, 015, 016, f o r  S tage  0 1 .  These c o r e s  are 1 (Cores 0 
l inked  i n  common by r e g i s t e r  d r i v e  l i n e s  and coup l ing  loops ,  b u t  
s e p a r a t e l y  by in fo rma t ion  l i n e s .  
Some t y p i c a l  q u a n t i t a t i v e  v a l u e s  fo r  r e g i s t e r  c i r c u i t  d e s i g n  are 
i n d i c a t e d  i n  F i g .  7 .  
depend on Prime d r i v e r  d e s i g n  ( e . g . ,  r a te  of r i se  of t h e  Prime p u l s e )  
The v a l u e s  chosen f o r  t h e  combinat ion Np,  Nb 
and on deg ree  of emphasis on minimizing t u r n s .  I n  g e n e r a l ,  Nc - Nxh = N ,  
w i th  the  va lue  of N depending on c u r r e n t  l e v e l  v e r s u s  v o l t a g e  l e v e l ,  and 
number of t u r n s .  A t  t h i s  s t a g e ,  t h e r e  i s  no r eason  t o  c o n s i d e r  o t h e r  
. A s  f o r  t h e  core, t h a n  2 ,  1 f o r  t h e  coupl ing-loop t u r n s  r a t i o  N 
present  ones a r e  nominal ly  0 .060  i n c h  t h i c k  and have 0 . 3  v o l t - p s e c  
f l u x  c a p a c i t y .  These can be r e a d i l y  ground down t o  0.020 inch  t h i c k  
i n  order  t o  provide  t h e  0 .1  v o l t - p s e c  cores f o r  t h e  0 s t a g e s .  The E 
s t a g e s  shou ld  c o n s i s t  of two s t a n d a r d  cores s t acked ,  u n l e s s  doubly 
t h i c k  cores can be r e a d i l y  o b t a i n e d .  
T' NR 
E .  Informat ion  Wiring for t h e  Redundant Swi tch  
The d e t a i l s  of t h e  in fo rma t ion  w i r i n g  f o r  t h e  redundant  swi t ch  are 
shown i n  F ig .  8, where t h e  s i x  s t a c k e d  c o r e s ,  f o r  n o t  on ly  t h e  O1 s t a g e  
b u t  a l s o  t h e  0' and 0" s t a g e s  of t h e  o t h e r  two r e g i s t e r s ,  a r e  shown i n  
1 1 
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FIG. 8 INFORMATION WIRING FOR REDUNDANT COLLECTOR 
spread-out fashion. It can now be seen that the way each output from 
an information driver controls three switch points (as was indicated 
in Fig. 5 )  is to link three minor apertures in series (e.g., Lines 1 
and 2 from ID in Fig. 8). Flux is switched around the minor apertures 
only if the information output on the line is a 1, but any flux SO 
switched must be reset prior to the next information pulse (which occurs 
one microsecond after the previous one). This Reset function may be 
accomplished with a single drive line linking all cores in the first 0 
I f  I 1  
1 
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stages of each register, as shown. An alternative method would be for 
each information driver to supply bipolar pulses (a positive pulse 
followed by a negative one). 
The OR function output f o r  corresponding cores in the three switch 
positions is also accomplished with a series winding coupled to the 
appropriate Hard-Control input (e.g., as shown for Cores 0 
031). 
and 11’ O21’ 
Enough other examples are shown in Fig. 9 tu illustrate the 
principle of the complete wiring scheme. 
An alternative to the common return for the six lines from ID1 
would be to return each one individually to its own section of the. 
driver unit, perhaps resulting in lowered noise generation. 
For cores of the flux capacity suggested (0.1 volt-psec), it is 
estimated that a turns ratio of N :N = 1:5 would be appropriate for 
providing adequate triggering voltage and tolerances for driving the 
Hard Control. 
1 2  
F. Information Wiring for the Nonredundant Switch 
From Fig. 9, we see that the input information for the nonredundant 
switch is the same as for the previous one, but now linking only one 
register instead of three. But the output circuitry, besides incorpo- 
rating the OR functions, must now also provide for fanout. 
Two alternatives for accomplishing the Fanout function are shown 
in Fig. 9. A necessary condition is that each input to the Hard Control 
be well isolated from its two mates in order that a failure in one does 
not prevent operation of the other two. The first (upper) alternative 
illustrated in Fig. 9 achieves isolation by means of coupling through 
toroidal cores. 
The second alternative simply uses resistors for isolation. TO 
be consistent with the principle of having no nonredundant components 
other than cores and wire, each of these resistors should be replaced 
by an appropriately redundant set of the same. 
The first alternative has the advantages of separate windings to 
the three inputs in a trio, and of allowing the step-up turns ratio 
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INFORMATION WIRING FOR NONREDUNDANT COLLECTOR 
(N3:Nq = 1:5) to be in the Fanout cores, with N1:N2 = 1:1 for coupling 
through the register. The reason f o r  suggesting, in Fig. 9, that 2 ,  10 
is preferred--rather than 1, 5--is to make it easier to have the Fanout 
cores operate at a lower current level than the minor apertures. For 
the resistor coupling, the step-up (N5:N6 = 1:5) must be the same in 
this case as for the redundant switch. The primary advantage for the 
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second a l t e r n a t i v e  i s  t h a t  somewhat less d r i v e r  power i s  needed for t h e  
r e s i s t o r  connec t ion  than  f o r  d r i v i n g  t h e  Fanout c o r e s .  
G .  R e g i s t e r  Voter C i r c u i t  
The Voter  i l l u s t r a t e d  i n  F i g .  10 i s  a new c i r c u i t ,  bu t  i t s  opera-  
t i o n  has been v e r i f i e d  i n  t h e  l a b o r a t o r y  except  f o r  one i t e m :  The 
7 REGISTER DRIVER 
T 4 - 8 6 6 9 - l O  
ADV 0 ADV COM PRIME ADV E 
FIG. 10 SCHEMATIC OF REGISTER VOTER 
Prime cores  ( c e n t e r  t h r e e )  were reset  wi th  an e x t e r n a l  d r i v e r ,  r a t h e r  
t han  by Advance c u r r e n t  a s  shown. I t  shou ld  be  f e a s i b l e  t o  i n c o r p o r a t e  
t h i s  l a t t e r  f e a t u r e ,  bu t  t h e r e  a r e  two o t h e r  a l t e r n a t i v e s .  F i r s t ,  t h e  
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Prime c o r e s  could be l i n e a r  material, provided  t h e  Prime c u r r e n t  is  
des igned  t o  have a f a l l - t i m e  even g r e a t e r  t h a n  i t s  rise-time. Second, 
t h e  Prime D r i v e r s  could  be des igned  t o  supply  b i p o l a r  p u l s e s .  
1. Advance Voting 
To unders tand  how t h e  Voter works, f i r s t  n o t e  t h a t  one core 
i n  each Advance group: 
(1) Is not  l i n k e d  by a n  input  winding 
(2) Is l i n k e d  by t h e  output  winding i n  oppos i t e  
p o l a r i t y  from t h e  o t h e r  t h r e e  c o r e s  i n  t h e  
group. 
Only a sma l l  p o s i t i v e  c u r r e n t  i n  t h e  secondary  l o o p  is needed t o  exceed 
t h e  t h r e s h o l d  of t h i s  co re  and cause  s w i t c h i n g  t h a t  bucks t h e  s w i t c h i n g  
due t o  any a c t i v e  combination of t h e  o t h e r  t h r e e  c o r e s .  Th i s  c u r r e n t  
remains l o w  ( w e l l  below t h e  t h r e s h o l d  f o r  t r a n s f e r  i n  t h e  r e g i s t e r )  
u n t i l  t h e  bucking co re  is f u l l y  switched.  
I n  case only  one o t h e r  core  i n  t h e  set  is  swi t ch ing  (one of 
t h r e e  Advance D r i v e r s  a c t i v e ) ,  almost complete  c a n c e l l a t i o n  occur s ,  and 
t h e  Advance c u r r e n t  does no t  b u i l d  up t o  an e f f e c t i v e  l e v e l .  
t h e  v o t e  i s  f o r  n o t  s h i f t i n g .  I f  two c o r e s  are a c t i v e ,  both s w i t c h  
about  h a l f  way d u r i n g  t h e  bucking pe r iod .  Then Advance c u r r e n t  b u i l d s  
up t o  a n  adequate  t r a n s f e r  l e v e l  as t h e  two a c t i v e  cores swi t ch  t h e  
rest of t h e  way, and t h e  vo te  i s  f o r  s h i f t i n g .  (It i s  of cour se  t aken  
f o r  g r a n t e d  t h a t  i n  t h e  d e t a i l e d  c i r c u i t  des ign ,  t h e  va lue  of ou tpu t  
f l u x  l i n k a g e ,  N2AQA, and t h e  inhe ren t  impedances of t h e  r e g i s t e r  Advance 
l i n e s  have been chosen t o  r e s u i t  i n  an Advance p u l s e  01 s u i t a b l e  wid th  
and s h a p e . )  I f  t h r e e  Advance Dr ivers  f i r e  a t  once (normal o p e r a t i n g  
c o n d i t i o n s ) ,  t h e  n e t  secondary f l u x  l i n k a g e  i s  2N A0 --double t h a t  f o r  
t h e  p r e v i o u s  case of two d r i v e r s  f i r i n g  The c i r c u i t  can be r e a d i l y  
des igned  so t h a t  n e t  swi t ch ing  m m f ,  
t o  coupledmmf , 
compared wi th  t w o  d r i v e r s  f i r i n g ,  the Advance p u l s e  i s  on ly  s l i g h t l y  
h i g h e r  b u t  l a s t s  twice a s  long  o r  more, which does n o t  s i g n i f i c a n t l y  
a f f e c t  r e g i s t e r  o p e r a t i o n .  
That is ,  
2 A  
i s  s m a l l  compared N l l i n  N210u t~  
i n  bo th  cases. Hence, i n  t h e  case  of t h r e e ,  as 
N2 I o u t  , 
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2 .  P r i m e  Coupling 
I t  w i l l  be noted  i n  F i g .  10 t h a t  on ly  3 c o r e s  are used  f o r  
coupl ing Prime d r i v e r s  i n t o  t h e  ou tpu t  Prime c i r c u i t ,  and hence t h a t  
v o t i n g  a g a i n s t  a s i n g l e  inpu t ,  as desc r ibed  above f o r  t h e  Advance 
Dr ivers ,  does not  t a k e  p l a c e .  The r eason  t h i s  can be done i s  t h a t  
p r o h i b i t i n g  Prime c u r r e n t  i n  c a s e  o n l y  one Reg i s t e r -Dr ive r  package i s  
ope ra t ing ,  is not  necessa ry .  For  i f  o n l y  one Regis- ter-Driver  package 
f i r e s  and f l u x  is no t  t r a n s f e r r e d ,  Prime c u r r e n t  has  no e f f e c t  on t h e  
r e g i s t e r .  A bucking co re  could be used t o  p rov ide  vo t ing ,  b u t  t h i s  
would be a s i g n i f i c a n t  a d d i t i o n  of f e r r i t e  and windings,  s i n c e  each 
Prime coupl ing  c o r e  must p rov ide  about  t e n  t imes t h e  f lux - l inkage  
c a p a c i t y  of  each Advance v o t i n g  core. This  i s  due t o  t h e  f a c t  t h a t  t h e  
Prime p u l s e s  must be ve ry  wide (about  200 
few microseconds f o r  t h e  Advance p u l s e s ) .  
The purpose of u s i n g  c o r e  coup1 
Prime d r i v e r s  from each o t h e r  and p rov ide  
t i o n  t o  t h e  r e g i s t e r  f o r  t h e  two cases of 
microseconds as compared t o  a 
ng f o r  Prime i s  t o  i s o l a t e  t h e  
some degree  of c u r r e n t  r egu la -  
two or t h r e e  Prime d r i v e r s  
f i r i n g .  Assuming c u r r e n t  d r i v e  f o r  Prime, o u t p u t  ampl i tude  remains 
q u i t e  uniform, wi th  p u l s e  width vary ing ,  as f o r  t h e  Advance d r i v e r s .  
3. Drive-Line ImDedances and R e s e t t i n g  Problems 
Unlike t h e  u s u a l  case of d r i v i n g  a MAD-R r e g i s t e r ,  t h e  Advance 
and Prime l i n e s  i n  t h i s  case are i n  f a i r l y  low-impedance c i r c u i t s .  N o t  
on ly  w i l l  spu r ious  c u r r e n t s  be induced i n  unused l i n e s  a t  t h e  t i m e  of 
any one of t h e  f o u r  p u l s e s  i n  t h e  d r i v e  sequence,  b u t  a l so  a t  any t i m e  
when cores  i n  t h e  Voter  c i r c u i t r y  are reset. 
For tuna te ly ,  t h e  r e s e t t i n g  method i n d i c a t e d  i n  F i g .  10 r e s u l t s  
i n  some c a n c e l l a t i o n  of e f f e c t s .  Note t h a t  t h e  Prime r e t u r n  l i n k s  a l l  
Advance Voter c o r e s  i n  o r d e r  t o  reset them a t  Prime t i m e .  The f l u x  
changes the reby  coupled i n t o  Advance-current  l oops  are of o p p o s i t e  
p o l a r i t y  t o  t h a t  coupled i n  by t h e  register,  t h u s  r e d u c i n g  t h e  tendency 
f o r  induct ion  of s p u r i o u s  l o o p  c u r r e n t s .  
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Some unbalance still occurs in general, and hence loop im- 
pedances must not be so low as to result in excessive loading of the 
register or in loop currents high enough to cause spurious switching 
of any cores. For registers required to store arbitrary patterns, the 
problems associated with low-impedance drive lines would be more serious. 
But here the pattern always contains only a single 1, resulting in a 
constant loading of the Voter, regardless of switch position The 
initial laboratory experimentation has indicated that suitable impedances 
for the Advance lines may be obtained with normal wiring. It may be 
necessary to add extra inductance to the Prime line, but this could be 
readily achieved with a linear ferrite core linked by a winding in the 
output Prime loop and hence is consistent with the core-wire nature of 
the Voter. 
11 11  
In any case, some currents will be induced in all drive lines 
upon application of any pulse in the drive sequence, and this may call 
for some modification of relative numbers of drive turns from those 
indicated in Fig. 7 for the register. 
H. Estimates of Driver Requirements, Performance, and Component Counts 
1. Nominal Driver Requirements 
Since the numbers of turns on register drive windings may be 
scaled uniformly, the volt-amperage requirements of the switch are in a 
sense more significant than voltage o r  current. levels aione. Pet in 
general, this requirement is not entirely independent of the number of 
turns; for if drive line impedance is being minimized, the proportion 
required for the x i i r e  done, V ~ ~ S E E  the core  contribution, decrezsec. as 
turns increase. However, because of other requirements on drive-line 
impedance here (see previous section), we can assume constant volt- 
amperage to a first approximation, and hence all requirements are given 
relative to minimum numbers of turns. For scaling to a turns multiplying 
factor Of n, one of course merely divides current and multiplies voltage 
by n. 
2 3  
When speaking of r e q u i r e d  cur ren t ,  we mean t h e  peak va lue  of 
a ha l f  c y c l e  of a damped s inuso id ,  o r  of some o t h e r  p u l s e  wi th  slow rise 
and f a l l  compared t o  p u l s e  width.  The v o l t a g e  va lue  i s  a l s o  f o r  t h e  
peak value,  which does no t  n e c e s s a r i l y  occur  a t  t h e  same t i m e  as peak 
c u r r e n t .  The one a d d i t i o n a l  f a c t o r  t h a t  must be cons ide red  i s  t h e  
vol tage- t ime i n t e g r a l  ( f lux - l inkage  c a p a c i t y )  needed t o  induce a d r i v e  
p u l s e  of adequate  width i n  a d d i t i o n  t o  t h e  r e q u i r e d  ampl i tude .  
The v a l u e s  g iven  i n  Table  I a r e  f o r  t h e  redundant  swi t ch .  
The primary d i f f e r e n c e s  f o r  t h e  nonredundant v e r s i o n  are as fo l lows:  
(1) About 25% more volt-amperage from t h e  Advance 
Dr ive r s  would be r e q u i r e d  i n  o r d e r  t o  overcome 
l o s s e s  i n  t h e  Voter  c o r e s .  
(2)  About 10% more volt-amperage would be needed f o r  
priming through t h e  Prime-coupling c o r e s .  
(3) The informat ion  d r i v e r s  would have t o  supp ly  
about twice as much c u r r e n t  and h a l f  as much 
v o l t a g e  (assuming t h e  fanout  a l t e r n a t i v e  u s i n g  
t o r o i d a l  co res ,  r a t h e r  t h a n  r e s i s t o r s ) .  
Table  I 
NOMINAL DRIVER REQUIREMENTS FOR REDUNDANT COLLECTOR 
Pulse  
Advance 
Prime 
Information 
D r i v e  
Information 
Reset 
~ ~~~ ~ ~ 
Pref  errec 
P u l s e  
Shape 
Damped 
S ine  
Damped 
S i n e  o r  
T r i a n g l e  
T r i a n g l e  
T r i a n g l e  
tpproximate 
b a s e  width 
( s e c )  
1 0  
2 00 
0.3 
0.6 
Peak 
nur ren t  
(amps) 
5 
0 . 5  
0.6 
0.4 
~~ 
Peak 
v o l t  age 
( v o l t s )  
20 
1 
4 
20 
Flux  
Linkage 
( v o l t -  
p e c )  
15 
100 
0 . 5  
2 
Turns 
Assumed 
N = Nxh = 1 
C 
N N = 2 , 1  
P’ b 
N1 = 1 
1 t u r d c o r e  
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2.  Estimates of Performance 
Estimates of drive-pulse tolerances for the redundant switch 
are given in Table 11. These estimates fo r  the nonredundant switch 
would be comparable except for Prime current. 
Table I1 
ESTIMATE OF COLLECTOR DRIVE TOLERANCES 
L Pulse 
Advance 
Prime 
Information 
Drive 
Information 
Reset 
Nom. 
Value 
( amp ) 
5 
0.5 
0.6 
0.4 
Tolerances at 
Room Temp. 
-30 
3. Estimate of Dimensions 
No Heating Internal Rise 
Lower 
-50 
-40 
-2 0 
-20 
C> (%I 
Upper Lower Upper 
100 -10 +loo 
100 -10 + 10 
100 -10 + 10 
100 -10 + 10 
The register cores are about 0.4 inch in diameter. Assuming 
cores on edge, and 0 and E cores in side-by-side lines, one register 
would take up a space about 1/2 inch X 1 inch X 4 inches or  2 cubic 
inches. The Register Voter would require about an equal volume, and 
the Fanout cores about 1 cubic inch more. Thus the redundant switch 
with three registers would require about 6 cubic inches, whereas the 
nonredundant one with Voter and Fanout circuits would need about 5 
cubic inches of volume. 
4. Component Counts 
In Table 111, component counts are estimated for both switches, 
since this is a potential factor for choice of one or the other. Note 
that the main differences are more MADS (with more turns per minor 
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Table 111 
ESTIMATE OF COMPONENT COUNT FOR CYCLIC COLLECTOR 
Number 
Redundant Switch Component 
Multiaperture Cores (MADS) 
Toroidal Cores 
Solder joints: 
coup1 ing loops 
prime loop 
advance 1 oops 
information drive 
information output 
Total solder joints 
Interface Terminals 
Length of Wire 
Turns (Note 5 ) :  
Max. in minors 
Aver. in minors 
Total in minors 
In each major 
Total in majors 
Max. in toroids 
Aver. in toroids 
Total in toroids 
Total turns 
Notes : 
of Components 
Nonredundant Switch 
72 (Note 1) 
0 
18 
0 
2 
6 
0 
26 
M 80-100 
25 (Note 4) 
7 
6 
% 400 
2 
36 
0 
0 
0 
M 440 
24 (Note 1) 
41 (Note 2) 
6 
6 
6 
6 
6 
30 
80-100 (Note 3) 
25 (Note 4)  
5 
3 
100 
2 
12 
41 
20 
600 
710 
1. Assuming 6 for each 0 stage and 2 for each E stage 
2. Assuming stacks of 5 for each Prime-coupling core 
3. Depending on single- or double-wire lines from Information Drivers 
4 .  More information wiring for redundant switch, versus extra Wiring 
5 .  Assuming minimum turns for register drive windings. 
required for the Voter in the nonredundant case. 
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a p e r t u r e )  f o r  t h e  redundant swi tch  versus  i n c l u s i o n  of t o r i o d s  with 
many-turn windings f o r  t h e  nonreduridant swi t ch .  
I .  P o t e n t i a l  Immovements 
The a l t e r n a t i v e s  d i scussed  above f o r  t h e  C y c l i c  C o l l e c t o r  Switch 
a r e  based on techniques  t h a t  are w e l l  known, o r  l a b o r a t o r y  t e s t e d  on 
t h i s  p r o j e c t ,  and on proven co re  des igns .  Some c i r c u i t  and c o r e  r e f i n e -  
ments can be thought  of t h a t  could  u l t i m a t e l y  lower t h e  d r i v e  r e q u i r e -  
ments of t h i s  t ype  of swi tch  by a moderate f a c t o r .  Development of sound 
new c o r e  des igns  t o  t h e  product ion  s t a g e  seems t o  be a f a i r l y  long-term 
process ,  so i t  is  assumed t h a t  a f i r s t  p ro to type  model of t h e  swi t ch  
would use p r e s e n t  c o r e s .  However, c i r c u i t  re f inements  could be in-  
co rpora t ed  i n  such a model i f  f i r s t  proven sound i n  t h e  l a b o r a t o r y .  
1. P o s s i b l e  C i r c u i t  ImDrovements 
Note t h a t  one b i t - l e n g t h  of t h e  r e g i s t e r  (F ig .  7) i n c l u d e s  
two s t a g e s  (one 0 and one E ) .  This  r e g i s t e r  des ign  is i n e f f i c i e n t  i n  
t h e  s ense  t h a t  on ly  t h e  Odd co res  a re  used f o r  coupl ing  informat ion ,  
whereas t h e  Even c o r e s  s t and  i d l e  except  d u r i n g  t h e  s h i f t i n g  of swi t ch  
p o s i t i o n .  By apply ing  only  one-half  of a f u l l  c lock  c y c l e  f o r  each 
advancement of swi tch  p o s i t i o n ,  w e  could use  E a s  w e l l  a s  0 s t a g e s  f o r  
p o s i t i o n s  and hence have ha l f  t h e  number of r e g i s t e r  b i t s  i n  g e n e r a l .  
For t h e  p r e s e n t  case of t h r e e  p o s i t i o n s ,  1-1/2 b i t s  would be implied,  
b u t  t h i s  is 2 - -^^^  Z L l  
I I I L ~ U ~ J ~ ~ L ~  f o r  a z l o s e d = l m p  r e g i s t e r ,  sc i t  would he neces- 
s a r y  t o  u s e  2 b i t s ,  a r e d u c t i o n  of only 1/3 from t h e  case of one b i t  p e r  
p o s i t i o n .  The p r i c e  pa id  would be  some a d d i t i o n a l  l o g i c  ( redundant )  
a t  t h e  i n t e r f a c e  going from Hard Cont ro l  t o  t h e  R e g i s t e r  Dr ive r s ,  i n  
o r d e r  t h a t  t h e s e  d r i v e r s  provide a l t e r n a t e  h a l f  c y c l e s  of d r i v e  i n  
r e sponse  t o  s i g n a l s  t o  advance. 
An a l t e r n a t e  way t o  reduce t h e  number of r e g i s t e r  c o r e s  by 
50% i s  t o  l e a v e  both  t h e  0 and E s t a g e s  of t h e  a c t i v e  b i t - l e n g t h  set 
a t  t h e  end of a c lock  cycle. This  can be done by means of nondestruc-  
t i v e  t r a n s f e r  from E t o  0 ( i . e . ,  l eav ing  t h e  p r i o r  E s t a g e  as w e l l  as 
t h e  new 0 s t a g e  i n  a set s t a t e ) .  Then each r e g i s t e r  s t a g e  would c o n s i s t  
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of only three thin cores in order for six bits of information to be 
handled. The price paid here is that one extra driver (triplicated), 
along with an extra cell in the Voter, would be needed to clear the E 
cores as a first step, prior to the Adv 0 drive, upon receipt of the 
next advance signal from Hard Control. 
2 .  Core Improvements 
Design of a smaller core adapted to this application could 
reduce the register drive current requirements approximately by a factor 
of two, and the information drive by about 30%. Use of a slightly 
lower-threshold material, but one still having good temperature stabi- 
lity, might reduce both by another factor of 30%. Thus both of these 
improvements used in conjunction could reduce register drive by about 
two-thirds and information drive by one-half. 
3 .  Conclusion 
The conceivable circuit and core improvements together might 
reduce register volt-amperage requirements to 25% of those estimated 
here and information drive by 50%. 
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IV SELECTOR COLLECTOR 
A. Introduction 
This Selector Collector switch differs from the Cyclic Collector 
switch in that signals from the Hard Control indicate which Arithmetic 
Unit is to be connected, rather than that the next one in line is to 
be taken. 
Since there are only three redundant copies of subsystems to choose 
from, coding the signals does not reduce significantly the amount of 
hardware required. The switch described here will assume a separate 
triply redundant output line from the Hard Control for selecting each 
Arithmetic Unit. 
The Selector type switch puts on the Hard Control the burden of 
remembering the switch position through power failure and during normal 
operat ion. 
One version of this switch will be described in detail and two 
others only briefly. 
B. Redundant Selector 
The block diagrams of the redundant toroid version of the switch 
are shown in Figs. 11 and 12. The switch is essentially a fan-out 
from the nonredundant channels of the Arithmetic units to the three 
channel redundant AND gates. These gates are followed by three input 
OR gates to provide the fan-in from three arithmetic units to one 
control unit. Triple redundancy is maintained in the magnetic circuitry 
as well a5 in the drivers. A partial schematic diagram is shown in 
Fig. 13. Each nonredundant Arithmetic Unit output is connected to each 
triply redundant Hard Control input through a triply redundant AND gate. 
The three cores connected to each Arithmetic Unit output shown in Fig. 
13 are an example of this triply redundant AND gate. The output of 
the Arithmetic Unit is connected through a driver to the three set 
windings in series. When the three cores switch, voltages are induced 
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L ARITHMETIC UNIT No. I AIO-I 6 SETS OF TRIPLY REDUNDANT 2 INPUT "AND " GATES HARD CONTR I HSO- I A  I 1 C B 
r HSO-2A 
B 
C 
HSO- 3 A 
B 
I  
TA-1669-11 
FIG. 11 SIMPLIFIED BLOCK DIAGRAM OF REDUNDANT SELECTOR 
in the three output windings that drive the three redundant inputs to 
the first information input channel of the Hard Control. 
information channel must receive signals from all of the Arithmetic 
Units, the output windings of the corresponding gate cores are connected 
to it in series. 
Since this 
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ARITHMETIC 
UNIT No. I 
AIO-1 
No. 2 
A20-I 
No. 3 
A 3 0 - I  
ONE OF SIX SETS OF 
TRIPLY R EDUNOANT 
2-INPUT %NO'' GATES GATES 
ONE OF SIX TRIOS 
OF 3- INPUT "OR" 
I / \ 
HARD CONTROL 
HSO- I A 
8 
C 
H I - I A  
B 
C 
HSO- 2A 
B 
C 
H SO -38 
B 
C 
T A -  5669-12 
FIG. 12 DETAILED PARTIAL BLOCK DIAGRAM OF REDUNDANT SELECTOR 
N o  s i g n a l s  w i l l  appear  on t h e  output  windings u n l e s s  t h e  c o r e s  a r e  
reset each  c lock  c y c l e .  I t  i s  through t h i s  reset o p e r a t i o n  t h a t  t h e  
d e s i r e d  A r i t h m e t i c  Uni t  i s  s e l e c t e d .  The Hard Con t ro l  sends  reset p u l s e s  
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ARITHMETIC 
UNIT No. I 
A 3 0 - I  
A I O - I  
I 
No. 2 
A20- I 
No. 3 
-  I 
1 \ 
30-50 mil 
MEMORY 
CORES 
U 
c 
DRIVER 
250 rnA 
k I  
HARD CONTROL 
HSO- I A  
B 
C 
H I -  I A  
B 
C 
H S O - L A  
B 
C 
H S O - 3 A  
B 
C 
FIG. 13 SCHEMATIC DIAGRAM FOR REDUNDANT SELECTOR 
T I  - 5 6  6 9  -13 
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t o  t h e  co res  co i responding  t o  t h e  Ar i thmet ic  Unit  t h a t  is s e l e c t e d .  
Each one of t h e  t h r e e  redundant s e l e c t i o n  ou tpu t s  provides  t h e  p u l s e  t o  
reset one out  of each set of t h r e e  ga te  co res ,  t h u s  ma in ta in ing  t h e  
t h r e e  independent channels .  I f  any one channel  f a i l s ,  t h e  next  v o t i n g  
c i r c u i t  i n s i d e  t h e  Hard Cont ro l  c o r r e c t s  t h e  e r r o r .  
A d r i v e r  i s  r e q u i r e d  on each output  of t h e  Ar i thme t i c  Un i t s  and 
each s e l e c t o r  ou tpu t  of t h e  Hard Cont ro l .  The primary des ign  cons idera-  
t i o n  i n  t h i s  v e r s i o n  of t h e  switch i s  a good compromise between co re  
c r o s s  s e c t i o n  and number of t u r n s  i n  o b t a i n i n g  s u f f i c i e n t  v o l t a g e  t o  
d r i v e  t h e  MECL c i r c u i t s  i n  t h e  Hard Cont ro l .  A 50-mil-ID, 80-mil-OD 
memory co re  p rov ides  a reasonable  compromise. The r e q u i r e d  12 t u r n s  i s  
p r a c t i c a l  f o r  t h i s  s i z e  c o r e .  Two tu rns  were chosen f o r  t h e  set  and 
clear windings as a reasonable  coinpromise between c u r r e n t  ampli tude 
r e q u i r e d  from t h e  d r i v e r  and numbers of t u r n s  t o  wind on t h e  co re .  
C .  Nonredundant S e l e c t o r  
The b lock  diagram of t h e  Nonredundant S e l e c t o r  is shown i n  t h e  
b lock  diagrams of F i g s .  14 and 15.  In t h i s  v e r s i o n  t h e  g a t e  c o r e s  are 
no t  t r i p l y  redundant .  The s e l e c t o r  s i g n a l s  from t h e  Hard Cont ro l  f e e d  
i n t o  a v o t i n g  c i r c u i t ,  t h e  output  of which c o n t r o l s  t h e  g a t e s  f o r  t h e  
Ar i thme t i c  Unit  s i g n a l s .  The output  of t h e s e  g a t e s  goes t o  an  OR ga te ,  
a f t e r  which f anou t  t o  t h e  t r i p l y  redundant channels  of t h e  Hard Con t ro l  
i s  accomplished.  
The c i r c u i t  diagram of F i g .  16  shows t h e  v o t i n g  c i r c u i t  for t h e  
redundant  s e l e c t i o n  o u t p u t s  of t h e  Hard Con t ro l .  T h i s  v o t i n g  c i r c u i t  is 
t h e  same type  as t h a t  used i n  t h e  Cycl ic  C o l l e c t o r ,  bu t  t h e  i n h i b i t  
t ype  v o t e r  used  i n  t h e  D i s t r i b u t o r  i s  a l s o  a p p l i c a b l e  h e r e .  
The g a t e  c o r e  o p e r a t e s  i n  t h e  same way as i n  t h e  preceding  v e r s i o n  
excep t  t h a t  t h e  fanout  is made with t h r e e  s e p a r a t e  output  windings 
from t h e  same c o r e .  Three windings were used i n s t e a d  of one, so t h a t  
e i t h e r  an  open o r  s h o r t e d  winding could be t o l e r a t e d  on any g a t e  co re  
wi thou t  d i s a b l i n g  t h e  whole computer, and, i n  a d d i t i o n ,  t h e  three channels  
of t h e  Hard Con t ro l  are i s o l a t e d  from each o t h e r .  
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HARD CONTROL ARITHMETIC 
f & HSO-IA UNIT No.  I "AND" GAT E s 
VOTER C- E 
C b 
2 b 
3 .  b 
41 b 
5 b 
6 b 
AIO-I 
No. 3 
A30-I 
4-a VOTER 2: 
3A 
VOTER B 
C 
b H I - I A  
b 0 
-- C 
+I H I - 2 A  
c- 0 
C 
H I - 3 A  
-- 
+ HI-5A 
+ HI -6A 
~ 
T I - 5 6 6 9 - 1 4  
The voting cores are cleared while the Arithmetic Unit pulses are 
setting the gate cores. 
enough switching rate to prevent setting of any gate cores with the 
induced coupling loop current. 
This clearing will have to be done at a low 
Letting the coupling loop set the cores 
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ARITHMETIC 
UNIT No. 1 
--- 
- ~ 
1 
A10- 1 
2 
HARD CONTROL 
HSO-  I A 
B 
C 
H I - I A  
B 
C 
H S O - 2 A  
B 
C 
H I - 2 A  
B 
C 
0 
0 
0 
0 
0 
0 
T I - 5 6 6 9 -  I5 
SELECTOR 
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ARITHMETIC 
UNIT No. I 
AIO-I 
AIO-2 
No. 2 
n 
No. 3 
ARD CONTROL 
H S O - I A  
B 
C 
H I -  I A  
0 
c 
H I - 2 A  
HSO-2A 
B 
C 
U I I  
i i  
U 
I 
I 
I 
I 
I 
I 
I 
I * I  
I 4 1  
I TACKED I 
I I 
&!&i I  
! 
FIG. 16 PARTIAL SCHEMATIC DIAGRAM OF NONREDUNDANT SELECTOR 
and t h e  i n fo rma t ion  d r i v e r s  i n h i b i t  them i s  a s o l u t i o n  t o  t h e  c l e a r i n g  
problem. This  approach was sugges t ed  by George Hansen of JPL. 
Larger c o r e s  ( 5 0 - m i l  ID,  8 0 - m i l  OD) a r e  r e q u i r e d  f o r  t h i s  c i r c u i t  
t han  i n  t h e  p reced ing  one,  bo th  i n  t h e  v o t e r  c i r c u i t  and g a t i n g  c i r c u i t ,  
36 
I 
because i n  both  cases more windings a re  r e q u i r e d .  The c a n c e l l i n g  c o r e  
i n  t h e  v o t e r  c i r c u i t  has  t h r e e  s e t  windings because a l l  set windings 
f o r  t h e  o t h e r  c o r e s  i n  t h e  v o t e r  c i r c u i t  must l i n k  t h e  c a n c e l l i n g  c o r e .  
The v o t e r  c o r e s  are made t h i c k e r  by s t a c k i n g  f o u r  c o r e s  of t h e  s ize  
used i n  t h e  g a t e s .  This  l a r g e r  c r o s s  s e c t i o n  i s  r e q u i r e d  t o  o b t a i n  
s u f f i c i e n t  f l u x  c a p a c i t y  f o r  d r i v i n g  t h e  g a t e  c o r e s  wi thout  u s i n g  an 
e x c e s s i v e  number of t u r n s .  Th i s  many t u r n s  i s  no t  e x c e s s i v e  f o r  t h e  
30-50-mil c o r e  bu t  i f  i t  w e r e  used, 2-1/2 t i m e s  as many t u r n s  would be 
needed on t h e  o u t p u t  windings because t h e  v o l t a g e  p e r  t u r n  is smaller. 
T h i s  would make a t o t a l  number of t u r n s  of about 25, which would be 
e x c e s s i v e .  
Another  v e r s i o n  of t h i s  swi t ch  e l i m i n a t e s  t h e  v o t e r  c i r cu i t  by 
having  t h e  clear d r i v e r s  connected i n  p a r a l l e l  t o  a s i n g l e  select  winding 
as shown i n  F i g .  1 7 .  Any s h o r t  i n  a select  winding o r  d r i v e r  would have 
t h e  same e f f e c t  as a f a i l u r e  i n  t h e  a s s o c i a t e d  A r i t h m e t i c  U n i t .  Two 
ou t  of t h r e e  of t h e  d r i v e r s  could f a i l  i n  any mode where t h e i r  o u t p u t  
impedances were main ta ined  a t  a s u f f i c i e n t l y  h igh  v a l u e .  
Each d r i v e r  could be connected t o  a s e p a r a t e  s e l e c t  winding bu t  
p robab ly  t h e  r e l i a b i l i t y  would be decreased  more by t h e  added windings 
t h a n  i n c r e a s e d  by t h e  added c a p a b i l i t y  of t o l e r a t i n g  an open c i r c u i t  i n  
two o u t  of t h e  t h r e e  select  windings.  
D. Comparison - of S e l e c t o r  Type C o l l e c t o r s  
The comparison between t h e  f i r s t  v e r s i o n ,  which i s  t r i p l y  redundant 
t h roughou t ,  w i th  t h e  second, which has nonredundant g a t e s ,  shows some 
s u r p r i s i n g  r e s u l t s .  The advantages  t h a t  might be expec ted  i n  going t o  
a nonredundant c i r c u i t  a r e  no t  r e a l i z e d  i n  p r a c t i c e  because of some of 
t h e  b a s i c  c h a r a c t e r i s t i c s  of t h e  v o t i n g  c i r c u i t s .  The comparison w i l l  
be made between t h e  f i r s t  t w o  ve r s ions  on t h e  b a s i s  of r e l i a b i l i t y ,  
power, c o s t ,  and volume. The l a s t  v e r s i o n  w i l l  be d i s c u s s e d  s e p a r a t e l y .  
The f o l l o w i n g  arguments are based on t h e  estimates shown i n  Tables  I V  
and V .  
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ARITHMETIC 
UNIT No. 1 
A IO-  1 
A I 0  - 2 
No. 2 
A 2 0 -  I 
A 2 0 -  2 
No. 3 
A 3 0 -  I 
A 3 0 -  2 
m 50 CORES - 80 mil 
b 
HARD CONTROL 
H S O - I A  
B 
C 
H I -  I A  
B 
C 
HI - 2 A  
HSO - 2 A  
B 
C 
e 
e 
e 
4 
TA - 5669 - I7 
FIG. 17 NO-VOTER VERSION OF NONREDUNDANT SELECTOR 
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Table  I V  
' Redundant 
S e l e c t  or 
. 6  
DRIVER REQUIREMENTS FOR SELECTOR COLLECTOR 
Nonredundant 
S e l e c t  or 
1.0 
Informat ion  Dr ive r  Requirements 
Vo l t  age 
Cur ren t  (amps) 
S e l e c t i o n  or Voter Dr ive r  Requirements 
Vol t  age 
Cur ren t  (amps) 
Voter  Clear Dr ive r  
Vol tage  
Cur ren t  (amps) 
T o t a l  Peak Power f o r  S e l e c t o r  ( w a t t s )  
T o t a l  Average Power f o r  S e l e c t o r  ( w a t t s )  
none 
- 
- 
8 
.350 
,533  
*25  I 
Note: Clock ra te  = 1 Megacycle 
Temperature range  = -lO°C t o t 8 5 ' C  
Power relates t o  t h e  c o r e s ;  d r i v e r  power i s  no t  inc luded  h e r e  
1. R e l i a b i l i t v  
R e l i a b i l i t y  depends upon t h e  number of d r i v e r s ,  t h e i r  re- 
dundancy arrangement,  t o t a l  number of t u r n s  wouna on c o r e s ,  t u r n  d e n s i t y ,  
redundancy of magnet ic  c i r cu i t s ,  and number of s o l d e r  j o i n t s .  
The f i r s t  v e r s i o n  is  b e t t e r ,  r e l a t i v e  t o  a l l  t h e  above con- 
s i d e r a t i o n s  excep t  number of t u r n s  and t u r n  d e n s i t y .  
t h e  second v e r s i o n  h e r e  i s  s l i g h t  because t h e  number of t u r n s  i s  on ly  
30% less, and t h e  v o t e r  c o r e s  a r e  complicated by t h e  f a c t  t h a t  t h e  c o r e s  
are s t a c k e d  f o u r  deep and t h e  c a n c e l l i n g  c o r e  has  25 t u r n s  on i t .  The 
number of s o l d e r  j o i n t s  i s  n o t  a s  s i g n i f i c a n t  a s  t h e  f a c t  t h a t  most of 
them are  inc luded  i n  t h e  redundancy i n  t h e  f i r s t  v e r s i o n ,  bu t  no t  i n  
t h e  second.  The f i r s t  v e r s i o n  is thus more r e l i a b l e  from t h e  o v e r a l l  
p o i n t  of view. 
The advantage of 
39 
Table V 
I 
ESTIMATE OF COMPONENT COUNT FOR SELECTOR COLLECTOR 
Redundant Nonredundant 
S e l e c t  or S e l e c t  or 
1 
T o t a l  t u r n s  f o r  t h e  S e l e c t o r  
T o t a l  number of s o l d e r  j o i n t s  
(no t  i n c l u d i n g  d r i v e r s )  
T o t a l  number of d r i v e r s  
1 Core s i z e  ( m i l s )  
96 
30 
648 
90 
27  
I 1 30-50 I 50-80 
T o t a l  number of c o r e s  54 30 
Maximum t u r n s  p e r  co re  1 12 1 25  I Average t u r n s  pe r  core 12 15 
2 .  Power 
Even though t h e r e  are more cores i n  t h e  f i r s t  v e r s i o n ,  i t  
r e q u i r e s  less t h a n  1/3 t h e  power because  t h e  c o r e s  are s o  much smaller. 
Th i s  stems predominant ly  from t h e  f a c t  t h a t  each  v o t e r  ou tpu t  winding 
must have a f l u x  l i n k a g e  c a p a c i t y  e q u a l  t o  t h e  sum of a l l  s i x  ga t e -co re  
reset windings.  Cons ider ing  p r a c t i c a l  c o n f i g u r a t i o n s  of co re  geometry 
and number of t u r n s ,  t h e  r e s u l t  i s  t h a t  t h e  i n c r e a s e  i n  volume of fer-  
r i t e  i n  t h e  v o t e r  c i r c u i t  more than  compensates f o r  t h e  d e c r e a s e  i n  
volume of f e r r i t e  due t o  t h e  r e d u c t i o n  i n  t h e  number of gate cores. 
The e f f i c i e n c y  of t h e  d r i v e r s  was n o t  cons ide red  i n  t h e  above argument.  
‘>he d r i v e r s  are t r e a t e d  i n  a s e p a r a t e  s e c t i o n .  
3 .  cost -
The to t a l  c o s t  depends ma in ly  on t h e  cost of f a b r i c a t i o n .  
The d i f f e r e n c e  i n  cost of f a b r i c a t i o n  of t h e s e  t w o  v e r s i o n s  i s  d i f -  
f i c u l t  t o  e s t i m a t e  and i s  probably  n o t  v e r y  s i g n i f i c a n t  s i n c e  t h e r e  
a r e  compensating f a c t o r s  involved  such  a s  t h e  f a c t  t h a t  t h e  c o r e s  a r e  
Smaller i n  t h e  f i r s t  v e r s i o n  b u t  t h e  second v e r s i o n  has  c o r e s  s t a c k e d  
f o u r  deep. 
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4 .  Volume 
The volume depends main ly  on t h e  d r i v e r s .  The f i r s t  v e r s i o n  
has  a s l i g h t  advantage h e r e  i n  t h a t  it has  a few less d r i v e r s  (no clear 
d r i v e r s )  and t h e y  g e n e r a l l y  have t o  switch less power. 
The t h i r d  a l t e r n a t i v e  f o r  t h e  Selector-Type C o l l e c t o r  w a s  
expec ted  t o  be s u p e r i o r  t o  t h e  o t h e r  t w o  i n  a l l  r e s p e c t s  excep t  f o r  a 
s i g n i f i c a n t l y  lower l e v e l  of r e l i a b i l i t y .  The requi rement  f o r  t r i p l e  
ou tpu t  windings,  however, p revented  it from be ing  s i g n i f i c a n t l y  s u p e r i o r  
t o  t h e  f i r s t  v e r s i o n .  The t r i p l e  ou tput  windings r e q u i r e d  a l a r g e r  core 
which i n  t u r n  i n c r e a s e d  t h e  power. This a l t e r n a t i v e  d i d  n o t  t u r n  out  
t o  be compe t i t i ve  wi th  t h e  o t h e r  two. 
The comparison between t h e  C y c l i c  C o l l e c t o r  Switch and t h e  
S e l e c t o r  C o l l e c t o r  Switch i s  a mat te r  of weighing t h e  advantage  of t h e  
l o w e r  cost of t h e  S e l e c t o r  Switch aga ins t  t h e  d i sadvan tage  of i n c r e a s i n g  
t h e  compl i ca t ion  of t h e  Hard Con t ro l  by making i t  remember t h e  swi tch  
p o s i t i o n  and select a p a r t i c u l a r  subsystem r a t h e r  t h a n  t h e  n e x t  one i n  
l i n e .  The c o s t  s a v i n g  t ends  t o  b e  l e s s  s i g n i f i c a n t  t h a n  might be ex- 
pec ted  because t h e  number of d r i v e r s  r e q u i r e d  i s  t h e  same f o r  bo th  
s w i t c h e s .  The sav ing  stems main ly  from t h e  use  of t o r o i d s  r a t h e r  t h a n  
m u l t i a p e r t u r e  d e v i c e s  and from less  complicated w i r i n g  and d r i v e r  
sequencing .  The main f e a t u r e  t h a t  makes t h e  Cyclic-Type C o l l e c t o r  t h e  
b e t t e r  choice  i s  t h a t  i t  m a i n t a i n s  its p o s i t i o n  d u r i n g  power f a i l u r e  
wi thou t  compl i ca t ing  t h e  Hard Cont ro l .  
Es t ima tes  of performance and component coun t s  are g iven  i n  
Tab les  I V  and V .  
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V N-OUT-OF-M SELECTOR SWITCH 
The N-out-of-M Selector Switch is of interest only for later 
development of the switch beyond its present capability. A circuit 
approach to this switch is described briefly here for future reference. 
The problem and the approach to a solution are similar to the 
Cyclic Collector in that a shift register is used to select a particular 
arithmetic unit. The basic difference is that the shift register must 
shift some varying number of times, rather than just once, to select 
the next spare arithmetic unit. A partial circuit diagram of the switch 
is shown in Fig. 18. Three arithmetic units are working simultaneously, 
each one connected to its correpponding control unit as indicated in 
the figure. The apertures of the set cores are unblocked, connecting 
Arithmetic Unit 1 to Control Unit 1, Arithmetic Unit 2 to Control Unit 
2, etc. Assume that Arithmetic Unit 2 fails. Shift Register 2, cor- 
responding to Control Unit 2, must be shifted two stages to provide a 
connection to the next spare arithmetic unit which in this case is 
number 4 .  Register 2 is shifted until the position of its set state 
corresponds to that in the Selection Shift Register. The purpose of 
the Selection Shift Register is to indicate the position of the next 
available spare arithmetic unit. The detection of coincidence between 
the two registers is accomplished with a toroid sense core on a coupling 
loop between the registers, as shown in the figure. When the minor 
apertures of corresponding cores switch, their induced voltages in the 
coupling loop cancel and the sense core does not switch. When they do 
not coincide, the sense core switches, inducing a voltage in the sense 
coincidence line indicating that another shift is required. 
Switch control circuitry is needed which sends shift pulses to 
the Selection Register and the appropriate Connection Register when 
signals are received on the sense coincidence line. Circuitry is also 
needed to provide the drive pulses for coincidence sensing. 
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TB-5669-18 
FIG. 18 N-OUT-OF-M SELECTOR 
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V I  DISTRIBUTOR 
A .  I n t r o d u c t i o n  
I n  t h e  D i s t r ibu to r ,  i n fo rma t ion  f lows  from t h e  Hard Con t ro l  t o  
t h e  A r i t h m e t i c  Un i t s .  The o p e r a t i o n  involved  h e r e  i s  accomplished by 
f a n n i n g  o u t  t o  t h e  t h r e e  A r i t h m e t i c  Un i t s  ( r a t h e r  t h a n  by swi tch ing)  
as shown i n  F i g .  3. It  is  assurned t h a t  no u n d e s i r a b l e  r e s u l t  can occur  
due t o  s i g n a l s  on t h e  i n p u t s  t o  A r i t h m e t i c  Un i t s ,  which are n o t  be ing  
used whether  or n o t  t h e y  have power a p p l i e d .  A v o t i n g  c i r c u i t  i s  needed 
e i t h e r  b e f o r e  or a f t e r  f anou t ,  t o  combine t h e  t h r e e  redundant  o u t p u t s  
from t h e  Hard Con t ro l  f o r  each of t h e  f o u r  b i t s  i n  a n  in fo rma t ion  
channe l .  
Three a l t e r n a t i v e  c i r c u i t s  f o r  t h e  swi t ch  w i l l  be d e s c r i b e d .  They 
w i l l  be  compared wi th  each  o t h e r  i n  terms of numbers of components, 
d r i v e r  requi rements ,  power requi rements ,  and performance.  
B .  Single-Voter D i s t r i b u t o r  
The P a r t i a l  Block Diagram fo r  the  S ingle-Voter  D i s t r i b u t o r  i s  
shown i n  F i g .  1 9 .  A d r i v e r  i s  connected t o  each  of t h e  t h r e e  redundant  
o u t p u t s  of each b i t  channel .  The ou tpu t s  of t h e s e  are combined i n  one 
v o t e r .  The ou tpu t  of t h e  v o t e r  f a n s  ou t  t o  t h e  t h r e e  c o p i e s  of t h e  
A r i t h m e t i c  Un i t .  
The schemat ic  diagram of one vo te r  and i t s  a s s o c i a t e d  f anou t  
c i r c u i t r y  i n  shown i n  F i g .  20.  The f o u r  square- loop  c o r e s  and t h e i r  
associated windings connected t o  the  d r i v e r s  are t h e  v o t i n g  c i rcu i t .  
The t h r e e  l i n e a r  c o r e s  and t h e i r  a s s o c i a t e d  windings are i s o l a t i n g  f an -  
o u t  t r a n s f o r m e r s .  The v o t i n g  c i r c u i t  i s  t h e  same type  as t h a t  used i n  
t h e  C y c l i c  C o l l e c t o r  Switch of Sec .  1 1 1 - G  excep t  t h a t  t h e  load  on t h i s  
c i r c u i t  is much easier t o  d r i v e ,  but must o p e r a t e  a t  t h e  h igh  informa- 
t i o n  p u l s e  ra te  r a t h e r  t han  t h e  very low s w i t c h i n g  r a t e  r e q u i r e d  f o r  
t h e  changing  of t h e  p o s i t i o n  of t h e  C y c l i c  C o l l e c t o r  Switch.  The v o t i n g  
c i r c u i t  responds  t o  t h r e e  output  modes of t h e  Hard Con t ro l  i n  t h e  
f o l l o w i n g  way:  
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ARITHMETIC 
UNIT No. I 
A I 1  - I  
A I I - 2  
A 2 I - I  
A 2 1 - 2  
L 
No. 3 
A 3 1  - I 
A 3 I - 2  
HARD CONTROL 
H O - I A  
B 
C 
0 
0 
HO-2A 
B 
C 
T A  - 5 6 6 9  - 19 
FIG. 19 PARTIAL BLOCK DIAGRAM OF SINGLE-VOTER DISTRIBUTOR 
(1) When a l l  t h r e e  of t h e  redundant  o u t p u t s  of t h e  Hard 
Con t ro l  pu t  o u t  a p u l s e ,  a l l  f o u r  of t h e  squa re  l o o p  
c o r e s  (A t h r u  D) s w i t c h .  The c o r e s  are l i n k e d  by t h e  
i n t e r l o o p  i n  such a way t h a t  t h e  v o l t a g e  g e n e r a t e d  b y  
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A 
NOTE: 
This is one of six 
identicol voter 
circuits required 
for  the  distributor 
ARITHMETIC 
UNIT No. I 
A I I - I  
LINEAR - 
/ 
I pHp A31 - I , I 
INTER LOOP TO CLEAR WINDINGS ON 
OTHER 5 VOTER CIRCUITS 
CORE 
CLEAR 
DRIVER 
400 mA 
- 50-80 mil 
CORE 
-0- 
iARD CONTROL 
H O - I A  
H O - I B  
H O - I C  
TI-5669-20 
FIG. 20 SCHEMATIC DIAGRAM OF SINGLE-VOTER DISTRIBUTOR 
t h e  swi t ch ing  of Core A bucks t h a t  genera ted  by t h e  
o t h e r  t h r e e .  S i n c e  Core A i s  d r i v e n  by a l l  t h r e e  
d r i v e r s ,  i t  swi t ches  almost t h r e e  times a s  f a s t  as 
each of t h e  o t h e r s  and thus  almost  bucks ou t  t h e  
V U L L L I ~ ~  indiiced by t h e  o t h e r  three e: the  i n t e r l m p .  
A f t e r  Core A s a t u r a t e s ,  the o t h e r  t h r e e  c o r e s ,  having  
2/3 of t h e i r  f l u x  l e f t ,  cont inue  swi tch ing ,  p rov id ing  
t h e  v o l t a g e  i n  t h e  i n t e r l o o p  t o  d r i v e  t h e  A r i t h m e t i c  
U n i t s ,  
- - - 7  c-- 
(2) If o n l y  one of t h e  t h r e e  redundant o u t p u t s  of t h e  
Hard Con t ro l  p u t s  o u t  a pulse ,  i t  i s  assumed t o  be  
e r roneous .  Assuming such a p u l s e  input  t o  C o r e  B, 
Core B and Core A w i l l  both be d r i v e n  by one d r i v e r  
and w i l l  sw i t ch  a t  t h e  same speed, inducing  e q u a l  
and o p p o s i t e  v o l t a g e s  on the  i n t e r l o o p .  Thus t h e  
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erroneous signal is not received by the Arithmetic 
Units. 
(3) If one of the three outputs of the Hard Control 
fails to put out a pulse, then the net effect is 
that the cancelling core cancels the effect of the 
remaining two cores during the first half of their 
switching. The last half of their switching induces 
a voltage in the interloop, which drives the 
Arithmetic Units. 
Voltages induced in the interloop are coupled through the trans- 
formers into the Arithmetic Units. The input currents to the Arithmetic 
Units are small compared to the magnetizing currents of the transformers 
and thus the voltage induced in the interloop by the voter cores will 
distribute approximately evenly between the three transformers. The 
primary purpose of the transformers is to isolate failures in the 
Arithmetic Units since fanout could be achieved with parallel interloops. 
The voter cores are cleared on the opposite phase of the machine 
clock. Two alternative ways of clearing are available: 
(1) The set drivers could provide bipolar outputs such 
that a reverse polarity clear pulse followed each 
normal pulse on the same output line. 
(2) Separate clear drivers can be used. Three clear 
drivers are needed to provide the clear pulses for 
all six voters. Each clear pulse driver drives the 
six cores that correspond to a particular one of the 
three redundant Hard Control channels of all six 
outputs, as indicated in Fig. 20. 
The three separate clear drivers will probably require fewer components 
than the additional number that would be required to make the eighteen 
set drivers bipolar. 
Voltage induced on the interloop during the clearing of the voter 
cores is of the wrong polarity to cause any switching in the Arithmetic 
Units. 
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The mmf induced by the interloop current on the voter cores is 
small compared to their switching mmfs and will, therefore, have 
negligible effect upon their switching rates. The tendency is for this 
current to make the cancelling core switch faster and the other ones 
slower. This will have no adverse effect upon the circuit operation. 
The timing of the pulses from the drivers is not crucial because 
when cancelling is necessary the cancelling core is driven by the same 
driver as the core whose induced voltage must be cancelled. 
The basic design problem here is to provide the necessary volt- 
microsecond signal at the Arithmetic Unit inputs with an appropriate 
compromise between low power and expensive fabrication. Low power is 
achieved by putting many turns on small-cross-section cores while 
economical fabrication (and to some extent increased reliability) is 
achieved by large cores with few turns. The ultimate goal in low power 
would be cores that could be driven directly from MECL NOR circuits. 
With present-day square-loop materials, this goal cannot be reached. 
The necessary core would have too large a diameter, too small a cross 
section, and require too many turns to be practical. 
The detailed design will be worked out in the next phase of the 
project. The best estimates of core size, number of turns, driver 
requirements, etc. are shown in Fig. 20 and in Tables VI and VII. 
C I .  rl ?~Ccltiple-Voter Distributor 
The Multiple-Voter Distributor has one voting circuit for each 
Arithmetic Unit input, as shown in the block diagram of Fig. 21. The 
drivers are shown on the Hard Controi siae of the fanout, but to ob ta in  
increased reliability at greater expense, a second alternative could 
be chosen where one driver is placed at each input to each voter, as 
shown in Fig. 22. 
but each one would have only one-third as much load. 
This would require three times the number of drivers, 
The circuit for the voter is shown in Fig. 23. This is the same 
circuit as for the Single-Voter Distributor except that no isolating 
fanout transformers are needed in this case, and the drivers drive three 
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Table VI 
DRIVER REQUIREMENTS FOR DISTRIBUTOR 
Core Size (mils) 
Total number of cores 
Maximum turns per core 
Average turns per core 
Total turns f o r  the Distributor 
Total number of solder joints 
Total number of drivers 
(not including drivers) 
Information Driver Requirement: 
Voltage 
Current (amps 
Clear Driver Requirements 
Volt age 
Current (amps) 
Total Peak Power for 
Distributor (watts) 
Total Average Power f o r  
Distributor (watts) 
Mu1 t iple- 
Voter 
Distributor 
50-80 
72 
21 
12 
8 64 
78 
21 
Mu1 t iple- 
Voter 
Distributor 
6.3 
.200 
10 
.8 
8.3 
4.2 
Single- 
Voter 
Distributor 
2.1 
.200 
6.3 
.40 
2.8 
1.4 
Mu1 t iple- 
[nh ibi t-Voter 
Distributor 
1.2 
.250 
None 
- 
- 
2.0 
1.0 
Note: Clock rate = 1 Megacycle 
Temperature range = -1OOC to +85OC 
Power relates to the cores; driver power is not included here. 
Table VI1 
ESTIMATE OF COMPONENT COUNT FOR DISTRIBUTOR 
Single- 
Voter 
3i s t r i bu t or 
50-80 
42 
20 
7.5 
315 
79 
21 
Mu1 t iple- 
:nh i b it -Vo t er 
Distributor 
30-50 
54 
12 
12 
64 8 
84 
24 
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ARITHMETIC 
UNIT No.  I 
No. 3 
A31-I 4 
i I 
I A R D  CONTROL 
HO-IA 
B 
C 
I O - 2 A  
B 
C 
HO-3A 
B 
C 
0 
0 
0 
I-d A3I -2  
TA-5669-21 
FIG. 21 PARTIAL BLOCK DIAGRAM OF MULTIPLE-VOTER DISTRIBUTOR 
voter circuits instead of one. If the second alternative described 
above is taken, then each set of drivers drives only one voting circuit. 
The circuit operation is the same as for the Single-Voter Distributor 
and will not be described again here. The Multiple-Voter Distributor 
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ARITHMETIC 
UNIT No. I 
A 1  1 - 1  
811-2 
No. 2 
A 2 1  - I  
No. 3 
A 3 I - I  
/ / I  
PRO CONTROL 
40- 1 A 
1 6  
1c 
io-2A 
B 
C 
HO-3A 
B 
C 
0 
0 
0 
T A -  5 6 6 9 - 2 2  
has 18 voting circuits and 18 drivers. 
per core, etc., are shown in Tables VI and VII. 
The numbers Of cores, turns 
A third alternative, which increases reliability, is to insert 
isolating transformers ahead of the drivers so that the drivers would 
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I 
TO THE OTHER TO THE OTHER 
17 VOTER 2 VOTER CIRCUITS 
CLEAR WINDINGS CONNECTED TO THE 
OTHER ARITHMETIC 
UNITS 
T I  - 5 669 - 23 
FIG. 23 SCHEMATIC DIAGRAM OF MULTIPLE-VOTER DISTRIBUTOR 
be isolated from each other. This circuit would tolerate a short on 
an input to one driver without affecting any others. These transformers 
could be driven directly from MECL NOR circuits. 
D. Inhibit Core Voter 
This voting circuit can be used as an alternative to the voting 
circuit used in the Single or Multiple-Voter Distributors described 
above. The schematic diagram for this voter is shown in Fig. 2 4 .  It 
is shown fo r  the Multiple-Voter case but can be used as well in the 
Single Voter case. This circuit accomplishes the voting function 
through generating the necessary AND and OR functions. Each core is 
driven in such a way as to form the AND function of the two outputs of 
the Hard Control to which it is connected. One output is connected 
directly to the core in the set direction. The prime of the other 
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ARITHMETIC 
UNIT No. 1 
A I I -  1 
30- 50 mil CORES 
,J 
a 
NOTE: 
HARD CONTROL 
HO-  1A 
1B 
16' 
1 c' 
H O - 2 A  
2 8  
2  8' 
2 c '  
- 3 A  H 
Prime function drivers 
provide c lear ing mmf 
on oppor i t  c l o c k  p h a r r  
1 T A - 5 6 6 9 - 2 4  
FIG. 24 SCHEMATIC DIAGRAM OF INHIBIT-CORE DISTRIBUTOR 
output is connected so as to hold the core in the clear direction. The 
three A N D  functions generated by the three cores are linked by a single 
wire to form the OR function necessary to complete the voting operation. 
The numbers of components, drivers, etc. are shown in TablesVI and VI1 
for comparisn with the other alternatives. 
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E. Comparison of Distributors 
The values shown in Tables VI and VI1 were obtained under the 
assumption that 50-80-mil memory cores would be used in the cancel type 
voter circuits. Use of the 30-50-mil core might be practical, in which 
case the power would be reduced to about 1/3 of that shown in the table. 
The space would not be significantly reduced since it is the drivers 
and the terminations that take up most of the space; 
The number of solder connections are based on a single wire 
threading through more than one core. More points would be needed if 
the windings of each core were soldered to intermediate terminations. 
The temperature range estimate is somewhat arbitrary because it is 
S O  dependent upon other things. The temperature range is ultimately 
limited by the Curie temperature of the core materials (around 23OoC), 
but wire insulation becomes a problem and elastic flux increases, which 
increases the general noise problem, before this temperature is reached. 
The fanout capability is unlimited in the sense that drivers and 
magnetic voting circuits can always be designed to carry any reasonable 
fanout load at the cost of more space and power. 
The maximum speed is not a well-defined limitation on the Distributor 
circuit. The faster the pulse-repetition rate, the more power and heat 
there is to contend with. The goal of one megacycle is reasonable, 
though the cost in power dissipation is high. 
The voltage and current requirements can be traded within limits 
by varying the number of turns on the primary of the voter cores. From 
the driver point of view it would be desirable to increase turns, but 
from the power point of view (through use of a smaller core and fewer 
turns), and the reliability point of view, fewer turns would be desirable. 
Core tolerances are not critical since it is saturation that is 
the crucial characteristic in these circuits rather than magnitude of 
threshold. The flux capacity of the cores is important in that it must 
not vary too much between cores, or noise will be introduced. The fact 
that the magnitude of the saturation flux changes with temperature is 
not a problem since all the cores will change together. 
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There i s  a choice  t o  make between b i p o l a r  d r i v e r s  v e r s u s  s e p a r a t e  
clear d r i v e r s .  The c l e a r  d r i v e r s  were s p e c i f i e d  h e r e  because t h r e e  
s e p a r a t e  c l e a r  d r i v e r s  r e q u i r e  less a d d i t i o n a l  c i r c u i t r y  than  making 
a l l  18 set d r i v e r s  b i p o l a r .  The c l e a r i n g  of t h e  c o r e s  i n  t h e  i n h i b i t -  
type  v o t e r s  is  accomplished by d r i v i n g  t h e  prime f u n c t i o n  d r i v e r s  w i th  
every  i n t e r m e d i a t e  phase c lock  p u l s e .  
used and no c l e a r  d r i v e r s  are needed. 
Thus a u n i p o l a r  d r i v e r  can be 
The two m o s t  s i g n i f i c a n t  f a c t o r s  i n  comparing t h e  S i n g l e -  and 
Multiple--Voter D i s t r i b u t o r s  a r e  t h a t  a l l  of t h e  magnet ic  c i r c u i t s  i n  
t h e  Mult iple-Voter  v e r s i o n  a r e  p r o t e c t e d  wi th  redundancy, and 50 t o  75% 
more co res  a r e  r e q u i r e d  i n  t h e  Mult iple-Voter  v e r s i o n  t o  ach ieve  t h e  
redundancy . 
The added r e l i a b i l i t y  of redundant  magnet ic  c i r c u i t s  would seem 
w e l l  worth t h e  c o s t  of t h e  a d d i t i o n a l  c o r e s .  
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V I 1  INTEGRATED SEMICONDUCTOR VERSION OF CONNECTION SWITCH 
One C y c l i c  C o l l e c t o r  swi t ch  and one D i s t r i b u t o r  Switch w i l l  be 
desc r ibed .  The a i m  h e r e  i s  t o  go f a r  enough i n  t h e  des ign  of a s t r a i g h t -  
forward swi tch  t o  make a meaningful comparison wi th  an a p p r o p r i a t e  
magnet ic  v e r s i o n .  MECL l o g i c  b locks  w i l l  be assumed as t h e  type  of 
component t o  be used i n  these swi tches .  
A .  C y c l i c  C o l l e c t o r  
The Block Diagram f o r  t h e  C y c l i c  C o l l e c t i o n  i s  shown i n  F i g .  25.  
The swi t ch  r e q u i r e s  a t h r e e - p o s i t i o n  s h i f t  r e g i s t e r ,  54 two-input AND 
g a t e s  fol lowed by 18 t h r e e - i n p u t  OR g a t e s .  Two NAND g a t e s  are con- 
t a i n e d  i n  one i n t e g r a t e d  c i r c u i t  module (MECL No. 360) .  Only one 
3- input  OR g a t e  can be conta ined  i n  one i n t e g r a t e d  c i r c u i t  Module 
(MECL No. 356) .  Th i s  g ives  a t o t a l  of 45  modules f o r  t h e  AND and OR 
g a t e s .  
The s h i f t  r e g i s t e r s  r e q u i r e  one f l i p - f l o p  module (MECL No. 358) 
and one dua l  2- input  NOR p e r  s t a g e .  T h r e e  r e g i s t e r s  of f o u r  or f i v e  
s t a g e s  each r e q u i r e  24 t o  30 modules. 
The t o t a l  f o r  t h e  C y c l i c  C o l l e c t o r  Switch i s  69 t o  75. 
B. D i s t r i b u t o r  
The b lock  diagram f o r  t h e  D i s t r i b u t o r  shown i n  F i g .  21, w i l l  be 
used f o r  r e f e r e n c e  h e r e .  The d r i v e r s  shown on t h e  o u t p u t s  of t h e  Hard 
Con t ro l  are n o t  r e q u i r e d  f o r  t h e  i n t e g r a t e d  semiconductor v e r s i o n ,  
Each v o t e r  c i r c u i t  i s  made up of t h r e e  2- input  AKD gates f eed ing  i n to  
one 3- input  OR g a t e  a s  shown i n  F i g .  26.  S i x  v o t e r  c i r c u i t s  a r e  re- 
q u i r e d  for each Ar i thme t i c  Uni t ,  g iv ing  a t o t a l  of 54 2- input  AND g a t e s  
and 18 3-input  OR g a t e s .  This  i s  the  same number of AND and OR g a t e s  
r e q u i r e d  by t h e  C y c l i c  C o l l e c t o r  Switch.  The number of modules re- 
q u i r e d  i s  45 as b e f o r e .  
The t o t a l  number of modules r equ i r ed  f o r  bo th  t h e  C o l l e c t o r  and 
D i s t r i b u t o r  Switch i s  from 114 t o  120 .  
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I 
I 
No. 2 
A20- I  
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C 
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FIG. 25 PARTIAL BLOCK DIAGRAM OF INTEGRATED SEMICONDUCTOR COLLECTOR 
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T I - 5 6 6 9 - 2 6  
FIG. 26 PARTIAL BLOCK DIAGRAM OF INTEGRATED SEMICONDUCTOR DISTRIBUTOR 
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V I 1 1  DRIVER CIRCUITS 
The m a j o r i t y  of t h e  c u r r e n t  d r i v e r  c i r c u i t s  used f o r  t h e  magnet ic  
i n t e r c o n n e c t i o n  swi t ch  a r e  of t h e  gene ra l  t ype  shown i n  F i g .  2 7 ,  t h e  
IN 
d OUTPUT TO 
MAG N ETlC CI RCUlT 
4 
R 2  N l  
0 
C 
1 )  
0 
TA- 5669-27  
FIG. 27 DRIVER CIRCUIT 
e x c e p t i o n  be ing  t h e  prime c u r r e n t  d r i v e r  f o r  t h e  s h i f t  r e g i s t e r s .  
B a s i c a l l y  t h e  c i r c u i t  c o n s i s t s  of a b lock ing  o s c i l l a t o r  w i th  a re- 
s i s  t ance  , RE, p laced  i n  t h e  emitter c i r c u i t .  
t r i g g e r e d  i n t o  i t s  a s t a b l e  s ta te ,  through t h e  inpu t  c a p a c i t o r ,  t h e  
v o l t a g e  t h a t  b u i l d s  up  on t h e  secondary of t h e  t r ans fo rmer  i s  l i m i t e d  
t o  Vz v o l t s  by t h e  zene r  d iode  i n  t h e  base  c i r c u i t .  
a t t e m p t s  t o  keep t h e  emitter vo l t age  a t  Vz v o l t s ,  which r e s u l t s  i n  a 
c o n s t a n t  emitter and c o l l e c t o r  c u r r e n t  t h a t  is approximate ly  equa l  t o  
VZ/RE. 
c an  n o  longe r  supply  s u f f i c i e n t  c u r r e n t  t o  ma in ta in  t h e  base  v o l t a g e  
a t  V z .  
c lear  t h e  c i r c u i t  has  been drawn us ing  a p o s i t i v e  supp ly  v o l t a g e .  I n  
p r a c t i c e ,  where minus supply  vo l t ages  a r e  a v a i l a b l e ,  t h e  supply  and 
When t h e  c i r c u i t  is  
The transistcr 
The o s c i l l a t o r  r e v e r t s  t o  its s t a b l e  s t a t e  when t h e  t r ans fo rmer  
I n  o r d e r  t o  make t h e  above d e s c r i p t i o n  of t h e  c i r c u i t  o p e r a t i o n  
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ground t e r m i n a l s  are in te rchanged .  The b a s i c  r easons  f o r  u s i n g  a 
b locking  o s c i l l a t o r  t ype  c i r c u i t  i nc lude :  f a s t  rise and f a l l  t i m e s ,  
low number of components, and s u f f i c i e n t  s e n s i t i v i t y  t o  be t r i g g e r e d  
d i r e c t l y  from MECL l o g i c .  
A s  with  any c i r c u i t  t h a t  o p e r a t e s  a t  r e l a t i v e l y  h igh  c u r r e n t  l e v e l s  
and t h a t  i s  d r i v e n  by a r e l a t i v e l y  sma l l  i npu t  swing, c a r e  must be t aken  
i n  c i r c u i t  l a y o u t ,  e s p e c i a l l y  t h e  ground busses ,  i n  o r d e r  t o  minimize 
t h e  p o s s i b i l i t y  of f a l s e  t r i g g e r i n g .  I t  is  a n t i c i p a t e d  t h a t  t h e  c i r c u i t  
w i l l  have a n  inpu t  d i s c r i m i n a t i o n  range  of a t  least  0 . 4  v o l t s  over  t h e  
complete tempera ture  r ange .  
The c u r r e n t  and v o l t a g e  requi rements  of t h e  magnet ic  c i r c u i t s  
imply a f i x e d  minimum power drain--namely t h e  product  of t h e  c u r r e n t  
through t h e  dev ice ,  t h e  v o l t a g e  a c r o s s  t h e  dev ice ,  and t h e  f r a c t i o n  of 
t h e  t i m e  t h a t  t h e  c u r r e n t  i s  be ing  d r i v e n  through t h e  d e v i c e .  The 
a c t u a l  power drawn is  t h e  same expres s ion ,  wi th  t h e  v o l t a g e  a c r o s s  t h e  
device  be ing  r ep laced  by t h e  supply  v o l t a g e .  Therefore ,  i n  o r d e r  t o  
minimize t h e  power d i s s i p a t i o n  t h e  power supply  v o l t a g e  should  approach 
t h e  vol tage  r e q u i r e d  by t h e  magnet ic  d e v i c e .  The supply  v o l t a g e ,  how- 
eve r ,  must be a t  l e a s t  equa l  t o  t h e  supp ly  v o l t a g e  p l u s  t h e  sum of t h e  
vo l t age  d rops  a c r o s s  t h e  b lock ing  o s c i l l a t o r  t r ans fo rmer ,  t h e  t r a n s i s t o r ,  
and t h e  emitter r e s i s t o r  R The c i r c u i t  d e s i g n  problem i s  s i m p l i f i e d  
a s  t he  sum of t h e s e  v o l t a g e s  i s  i n c r e a s e d .  S ince  power d i s s i p a t i o n  i s  
a l s o  increased ,  a p r a c t i c a l  minimum of 5 v o l t s  f o r  t h i s  sum has  been s e t .  
E '  
Another v e r s i o n  of t h e  c i r c u i t  w a s  cons ide red  t h a t  used  an  addi -  
t i o n a l  t r a n s i s t o r .  This  c i r c u i t  would a l l o w  t h e  u s e  of lower supp ly  
vo l t ages  and t h e r e f o r e  lower power d i s s i p a t i o n .  I n  o r d e r  t o  minimize 
t h e  number of a c t i v e  d e v i c e s  t h e  d e c i s i o n  w a s  made t o  use  t h e  one 
t r a n s i s t o r  c i r c u i t .  
The s y s t e m  t h a t  u s e s  t h e  magnet ic  i n t e r c o n n e c t i o n  swi t ch  has  
a v a i l a b l e  both  minus-5-volt  and minus-20-volt  s u p p l i e s .  S i n c e  t h e  
vol tage  drop  i n  t h e  b lock ing  o s c i l l a t o r  c i r c u i t  a l o n e  i s  5 v o l t s ,  t h e  
minus-20-volt supply  must be u s e d .  I n c r e a s i n g  t h e  t u r n s  on t h e  magnet ic  
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device it is possible to decrease the amount of current required. 
There is an associated increase in the amount of voltage across the 
device. 
device to the supply voltage. 
f f  By adjusting turns it is possible to match" the magnetic 
The register prime driver circuit will consist of a timing circuit, 
a voltage ramp generator, and a current driver circuit. The timing 
circuit will be either a one-shot or blocking oscillator. The esti- 
mated parts count fo r  this circuit is given in Table VIII. 
Table VI11 shows the peak and average power dissipations fo r  the 
total driver circuit and the driver transistor used to drive each of 
the magnetic circuits. It is clear that in space environments care 
will have to be taken in order to insure a heat flow away from the 
transistors and other circuit components. Although transistors of 
moderate power capacity and price were used in the preliminary phase, 
for future, more critical applications, transistors are available that 
would operate at a lower power level relative to their maximum power 
rating . 
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IX COMPARISON OF CONNECTION SWITCH ALTERNATIVES 
A. General 
The choice of a shift register circuit for the cyclic switch was 
made on the basis of the temperature range requirement, reliability 
requirement, and the fact that speed of shifting was not important. 
Where speed is not important and wide temperature range is desired, the 
MAD-R shift register is significantlybetter than the competing tech- 
niques of Flux Doubling and Balanced Magnetic circuits. 
The other functions involved in the switch are simple, in that no 
sequence of operations is required, but only single operations, such 
as gating and voting. General magnetic logic techniques are not re- 
quired for these simple functions and would require more circuitry than 
the simple approaches described in the preceding sections. 
The comparisons to be made below are primarily comparisons between 
the alternatives of redundant versus nonredundant magnetic circuits 
and secondarily between circuit types. Comparison of the magnetic 
versions with an integrated semiconductor version of the switch is made 
also. 
B. Collector Alternatives 
A comparison of the selector with the cyclic type Collector shows 
that the selector type is a basically more simple circuit, but it gains 
this simplicity by shifting the burden of memory of switch position on 
to the Hard Control. It has become clear in the course of the project 
that it is more appropriate to have the switch positioii msiimry ir. the 
switch itself rather than in the Hard Control. On this basis the Cyclic 
switch alternatives are considered here rather than the selector. 
Performance data and component counts for the two alternative 
Cyclic Collector switches are given in Tables I1 and 111. Two methods 
Of fanout to the three redundant channels of the Hard Control are shown 
in Fig. 9. The method using cores rather than resistors is assumed here 
because it provides better isolation and reliabiltiy. 
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The most significant factor in the difference in performance be- 
tween the redundant and nonredundant versions of the cyclic switch is 
that coupling loops are involved in the voting and fanout circuits in 
the nonredundant but not in the redundant version. The voter circuit 
coupling loops driving the register represent low-impedance loads on 
the drive lines, which cause interaction between the drive lines that 
are being driven and those that are not, as explained in Sec. 111-G-3. 
This interaction tends to diminish drive pulse ranges generally, to some 
extent, and requires some degree of temperature tracking of the prime 
current amplitude to achieve the desired temperature range. 
The coupling loop required for fanout creates a potential noise 
problem if linear material is used in the fanout cores, because the 
collapse of the flux in the fanout cores after clearing the informa- 
tion apertures of the registers tends to induce a voltage that is in 
a direction to spuriously switch the input circuits to the Hard Control. 
Linear material rather than square loop is preferable for the fanout 
cores because they require less drive current. 
The advantages of each alternative are listed below: 
Redundant Version 
(1) Better performance 
( 2 )  Higher reliabiltiy (due to redundancy in the magnetic 
circuitry) 
(3) Slightly lower current required from register drivers. 
Nonredundant Version 
(1) One-third the number of multiaperture cores, and 
somewhat fewer total number of cores 
(2 )  Probably lower fabrication cost 
The redundant version appears to be the better choice. 
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C. Distributor Alternatives 
In this case, as in the case of the Collector, the primary com- 
parison is between redundant (Multiple-Voter) and nonredundant (Single- 
Voter) circuits. The circuit that is made redundant is a voting circuit, 
but switched redundancy is the technique involved since failure in a 
voting circuit has the same overall effect on the operation of the 
computer as a failure in the corresponding arithmetic unit. 
however, are protected with voting redundancy since they are connected 
directly to the redundant channels of the Hard Control and the magnetic 
voters. 
The drivers, 
The comparison of the two alternatives here is more clear-cut than 
in the case of the Collector. It is simply a question of whether or 
not it is worth 50 to 75% more magnetic circuitry to achieve the gain 
in reliability that results from making the magnetic circuitry redundant. 
The number of drivers is the same in each case. The coupling loop 
does not cause the deterioration in performance that it did in the 
Collector because there is no drive-line interaction problem here. The 
problem of noise during the clearing of the voter cores, where linear 
fanout cores are used, can be solved using square-loop cores if neces- 
sary without significant deterioration of performance. 
There is a choice between the Cancel and the Inhibit type of voter 
circuit which is independent of the choice between redundant and non- 
r e d u n d a ~ t  mEgnetic circil i ts .  The Inhibit type requires 15 percent more 
drivers and the Cancel type requires 30 percent more cores. The choice 
between these two types of voting circuits should be made after their 
performance is thoroughly checked out in the laboratory. 
D. Recommended Alternatives 
The recommendations made here relate only to the magnetic versions 
of the switch. The integrated semiconductor version is considered 
relative to the magnetic versions in Sec. VIII-E below. Magnetic versions 
in general, rather than specific ones, are considered in that section be- 
cause the most significant aspect of the comparison related to the drivers 
of the magnetic circuits rather than the magnetic circuits themselves. 
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Specific circuits are recommended for the magnetic version of the 
switch, but only the pertinent information is given for evaluating the 
integrated circuit version relative to the magnetic version. 
For the Collector, the Cyclic type is specifically recommended 
over the Selector type primarily because if maintains its position 
when power is off. 
The redundant Cyclic Collector is recommended over the Nonredundant 
Cyclic Collector primarily because of superior performance. 
is described in detail in Secs. 111-B, 111-D, and 111-E. Summary data 
is given in Table IX. 
This version 
For the Distributor, the Multiple-Voter type is recommended over 
the Single-Voter type on the basis of higher reliability. This circuit 
is described in detail in Sec. VI-C and in Tables VI and VII. 
No specific recommendation is made relative to the Cancel versus 
the Inhibit type voting circuit for the Distributor because there is 
no significant difference in their performance as far as can be de- 
termined at this point. Since the circuits are quite simple, they 
should both be analyzed and tested thoroughly before one is selected. 
The summary data in Table IX is based on the Inhibit type circuit. 
E. Magnetic Versus Integrated Semiconductor Versions 
The number of transistors in the driver circuits for the magnetic 
versions of the switch is a crucial factor in comparing the reliability 
of the magnetic version with that of the integrated semiconductor 
version. 
have been done, indicating that the information drivers can be made 
with just one transistor in each driver, two transistors each is still 
considered a possibility because, when a thorough analysis is  made, it 
may be found that stable, reliable operation with adequate noise dis- 
crimination cannot be achieved with just one transistor per driver. 
If an adequate information driver could be made with one transistor, 
the number of transistors in the drivers would be of the order of half 
the number of integrated circuit modules required for the integrated 
Even though preliminary circuit design and breadboard work 
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Table I X  
SUMMARY OF COMPONENT COUNTS AND PERFORMANCE ESTIMATES 
To ta l  Cores  
To ta l  Turns 
To ta l  D r i v e r s  
T o t a l  
T r a n s i s t o r s  
T o t a l  
I n t e g r a t e d  
C i r c u i t  
Modules 
T o t a l  Peak 
Power1 
(Watts)  
T o t a l  
Average 
Power" 
(Watts)  
T o t a l  
Volume 
(cu .  i n . )  
Ledundant 
C y c l i c  
: o l l e c t o r  
72 
600 
30 
48 t o  69 
34 
23  
47 
Number of ComDonent s 
Mu1 t i p l e -  
Voter  
) is  t r i but  or 
54 
648 
24 
24 t o  28 
36 
36 
35 
Both 
Col1 e c t o r  
and 
)is t r i b u t  or 
126 
1248 
54 
72 t o  117  
70 
59 
82 
.Three 
Magnetic 
Switches 
378 
3744 
162 
216 t o  351 
210 
177 
246 
Temperature RZnge--1O0C t o  +85OC 
Clock Rate--1 Mc/s 
'For a l l  o n e ' s  i n  in format ion  channels .  
"For a l t e r n a t e  o n e ' s  and z e r o ' s  i n  in format ion  channe l s .  
Three 
:n t eg ra t ed  
C i r c u i t  
Switches 
-- 
-- 
-- 
34 2 
20 
20 
135 
c i r c u i t  v e r s i o n  of t h e  swi tch .  I f  t w o  were r e q u i r e d ,  t h e  number of 
t r a n s i s t o r s  and i n t e g r a t e d  semiconductor modules would be c l o s e  t o  
equa l ,  a s  i n d i c a t e d  i n  Table I X .  
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Power consumption of the magnetic version is inevitably high for 
a clock rate of one megacycle per second. It is estimated to be about 
an order of magnitude higber than the integrated circuit version. 
Standby power is very low and can be made essentially zero by turning 
off the clock to the clear drivers under standby conditions. 
The volume of the magnetic version is about twice that of the 
integrated semi conduct or versi on primarily because of the discrete 
component realization of the driver circuitry. 
except the output transistor were made into an integrated circuit module, 
the volumes of the two versions would be approximately equal. 
If all of the circuitry 
Isolation and switch position memory are provided in the magnetic 
version, but not in the integrated semiconductor version. 
apparent that isolation can be achieved with pulse transformers that 
can be driven directly with integrated semiconductors, but switch Posi- 
tion memory cannot be so easily achieved. It is possible to arrange the 
Hard Control s o  that the core memory could be used to remember the 
switch position through a power failure, but it would seem more ap- 
propriate to have the nonvolatile position memory in the switch itself. 
There are undoubtedly a number of ways of combining magnetics and semi- 
conductors to achieve this memory capability, one of which is a magnetic 
shift register that might or  might not incorporate the gating within 
the shift register core structure. 
It is 
w.7- ’ 
For an information rate of 1 Mc/s and using the available power 
supply levels, the magnetic switch requires about an order of magnitude 
more power than the integrated semiconductor version. 
The choice here is not necessarily between using magnetic circuits 
exclusively or integrated semiconductors exclusively. The Collector 
could use magnetic circuits and the Distributor integrated semiconductors, 
or the Collector could use both kinds of circuits. A combination of the 
two types of circuits in the Distributor does not appear to be as 
appropriate as in the Collector. 
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